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Forew ord
A m ach ine  of th e  com p lex ity  of th e  CSX-1 n e c e s s a r i ly  in v o lv e s  th e  
e ffo rts  of m any p e o p le . The o rig in a l c o n ce p ts  for th e  m ach ine  ev o lv ed  in 
th e  sum m er of 1960; th e  lo g ic a l s tru c tu re  and  o rder code w ere su b se q u e n tly  
d ev e lo p ed  by R. M . Brown and  R. D . Jen k s . The developm en t of th e  b a s ic  
c irc u its  and  lo g ic a l in te rc o n n e c tio n s  w as c a rrie d  ou t by R. M . Brown,
J. E. S tif le , and R. L. T rogdon. Inpu t and o u tpu t c irc u itry  w as d ev e lo p ed  
by P. J. Ponzo and  L. S . K ypta. J. G . G ovaia w as re s p o n s ib le  for th e  
m e ch a n ic a l d e s ig n . E le c tr ic a l lay o u t and c o n s tru c tio n  w ere c a rrie d  ou t by 
L. E . H edges and  J. H . Knoke w ith  th e  a s s is ta n c e  of F . O . H oly and 
R. G . K inkade. Throughout th e  p lan n in g  s ta g e s  for th is  com p u te r, in v a l­
u a b le  a d v ice  and  h e lp  w as g iv en  by A0 T. N o rd s ieck  and  D„ H„ C ooper. 
This m an u sc rip t w as p rep ared  by R. D . Jen k s .
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CHAPTER I
INTRODUCTION
The CSX-1 is  a sh o rt word len g th  s to red  program  com puter w ith  a high 
sp ee d  m em ory, p rov id ing  m o d era te ly  f a s t  co m p u ta tio n a l s p e e d s .  It is  
d e s ig n e d  for u se  w ith  program s req u irin g  low  p re c is io n  c a lc u la tio n s  
em p h asiz in g  lo g ic a l (B oo lean ) ra th e r  th an  a rith m e tic  m an ip u la tio n s  of 
d a ta .  It p ro v id es  e x te n s iv e  and f le x ib le  in p u t-o u tp u t com m unication  
w ith  prim ary  em p h as is  on re a l  tim e o p e ra tio n . A sum m ary of c h a ra c te r ­
i s t i c s  fo llo w s .
CHARACTERISTICS
16 b it w o rd -le n g th , s to re d  program  com puter
A synchronous co n tro l lo g ic
F ixed  p o in t 2 's  com plem ent f ra c tio n a l re p re se n ta tio n
Six re g is te r s  se rv in g  a s  both  in d ex  re g is te r s  and  accu m u la to rs
M ag n e tic  core  s to rag e
16,384 16- b i t  w ords
6 m ic ro seco n d  c y c le  tim e
2 .8  m ic ro seco n d  re a d  a c c e s s  tim e
In s tru c tio n  form at:
S ingle  a d d re s s ,  one to  tw o w ords per in s tru c tio n
N orm al a d d re s s in g  mode (1 6 -b it in s tru c tio n )  
fu n c tio n  5 b its
accu m u la to r 3 b its
in d ex  3 b its
b a se  a d d re ss  5 b its
E xtended a d d re ss in g  mode (3 2 -b it  in s tru c tio n )
fu n c tio n 5 b its
accu m u la to r 3 b its
in d ex 5 b its
b a se  a d d re ss 1 6 b its
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In s tru c tio n  l i s t  ( in c lu d e s  s p e c ia l  c a s e s )
■tym no
d a ta  tra n sm is s io n 5
a rith m e tic 7
lo g ic a l 8
sh if t 10
jump 6
s in g le  b it o p e ra tio n 6
word com parison 2
e x te rn a l fu n c tio n 2
n o rm a liza tio n 2
stop
In p u t-o u tp u t
1
16 c h a n n e ls ,  e ac h  w ith  s e p a ra te ly  co n tro lled  
in p u t and  o u tp u t s id e s  
ex p an s io n  c a p a b ili ty  to  32 c h an n e ls
tra n s m is s io n  of e x te rn a l d a ta  b e tw een  s e le c te d  ch an n e l 
and  accu m u la to rs
E x tern a l program  co n tro l
e x te rn a l re g is te r  com posed  of 16 sw itc h e s  
s e t  e x te rn a lly  
s e t  and  s e n s e d  by program
s e t  a u to m a tic a lly  by com puter during com puta tion
C o n so le  equ ipm ent
p ap e r ta p e  re a d e r 
p ap e r ta p e  punch 




O p era tio n  of th e  com puter in v o lv e s  the  s te p - b y - s te p  ex ec u tio n  of a 
program  s to re d  in te rn a lly  a long  w ith  th e  d a ta .  In te rn a l tra n sm is s io n  
of in fo rm ation  o ccu rs  in  th e  form of 16-bit: w o rd s .
F u n c tio n a lly , th e  com puter may be su b d iv id ed  in to  4 u n its :
1) MEMORY: p ro v id es  in te rn a l s to rag e  for both  th e  d a ta  and in s tru c tio n s  
of th e  p rogram ,
2) ARITHMETIC UNIT: s e rv e s  a s  th e  p ro c e ss in g  c e n te r  of th e  com pu ter. 
I ts  b a s ic  e lem en t is  a 1 6 -b it ad d er w hich perform s th e  a r ith m e tic , 
lo g ic a l ,  and  sh if tin g  o p e ra tio n s  s p e c if ie d  by th e  p rogram .
3) INPUT-OUTPUT: p ro v id es  com m unication  w ith  e x te rn a l eq u ip m en t.
4) CONTROL: d ire c ts  th e  o p e ra tio n s  of th e  m achine  by acq u irin g  
in s tru c tio n s  from th e  memory and  tra n s la t in g  them  in to  a p p ro p ria te  
s ig n a ls  to  the  o th e r u n i ts .
The com puter h a s  a num ber of re g is te r s  w hich  se rv e  to  ho ld  in form ation  
during  c o m p u ta tio n . T hese  re g is te r s  a re  id e n tif ie d  by le t te r s  (T ab le s  
2 -1  and  2 - 2 ) .  O p e ra tio n a l r e g is te r s  a re  th o se  re fe re n c e d  by th e  program . 
C on tro l r e g is te r s  a re  th o s e  no t re fe re n ce d  by th e  p rogram , but u se d  to  
hold  in fo rm ation  tem p o rarily  during the  e x ec u tio n  of in s tru c t io n s .
MEMORY
The M em ory U nit is  a m ag n etic  co re  d e v ice  p rov id ing  random  a c c e s s  
s to ra g e  for 1 6 ,3 8 4  w ords of 1 6 -b it le n g th .
The memory c o n s is ts  of 8192 p a irs  of 1 6 -b it w o rd s . Each of th e s e  p a irs  
c o n s t i tu te  two c o n se c u tiv e  memory lo c a t io n s .  A d d re sse s  a s s ig n e d  to  
th e s e  lo c a tio n s  ran g e  from 0 to  1 6 ,3 8 3 : even  a d d re s s e s  re fe r to 
lo c a tio n s  in  th e  le ft h a lf  of th e  memory; odd a d d re s s e s  in  th e  rig h t h a lf .
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TABLE 2-1 : OP]üRATIONAL REGISTERS






16 p rin c ip a l a rith m e tic  re g is te r s
I In d ic a to r 16 e x te rn a l program  co n tro l
PC Program C oun ter 16 ho ld s  a d d re s s  of n ex t in s tru c tio n
TABLE 2 -2 : CONTROL REGISTERS
Y O perand 16 a u x ilia ry  a rith m e tic /m em o ry  exch an g e
L L ocation 16 h o ld s  a d d re s s  for memory re fe re n ce
OR1 O rder R eg is te r 1 16 h o ld s  in s tru c tio n  word during e x ec u tio n
OR2 O rder R eg is te r 2 16 a u x ilia ry  in s tru c tio n  re g is te r
SC Shift C oun ter 5 co u n ter for sh if tin g  o p e ra tio n s
R
c C o n s ta n t 3 u se d  in  s p e c ia l  s i tu a tio n s
A memory re fe re n c e  or a c c e s s  re fe rs  to  th e  tra n s fe r  of in fo rm ation  to  or 
from one of th e  8 ,1 9 2  p a irs  of c o n se c u tiv e  memory lo c a t io n s .  The tim e 
req u ired  for a com plete  memory a c c e s s  (m em ory c y c le  tim e ) is  6 
m ic ro s e c o n d s .
Program w ords re fe r  to  th o se  1 6 -b it w ords w hich m ake up th e  in s tru c tio n s  
of th e  program . A ccess  for in s tru c tio n s  norm ally  in v o lv e s  read in g  a p a ir  
o f program  w ords from th e  m em ory, one of w hich  is  im m ed ia te ly  p ro c e s s e d , 
th e  o th e r s e n t to tem porary  s to ra g e  u n til n e e d e d .
D ata  w ords re fe r  to  th e  1 6 -b it q u a n ti t ie s  tra n s fe rre d  to  or from th e  memory 
a s  a r e s u l t  of obey ing  in s tru c t io n s .  D ata  w ords p ro ceed  to  and  from 
e ith e r  th e  le f t  or th e  rig h t h a lf  of th e  m em ory, depend ing  on th e  le a s t  
s ig n if ic a n t b it of th e  memory a d d re s s .
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ARITHMETIC UNIT
The A rithm etic  U nit s e rv e s  a s  bo th  th e  m odifying and  sw itch in g  c e n te r  of
th e  co m p u te r. I ts  p r in c ip a l fu n c tio n s  a re  th e  fo llow ing :
— p ro v id es  for d a ta  tra n s m is s io n  b e tw een  m ach ine  r e g i s te r s ,  both  
o p e ra tio n a l and  co n tro l
— perform s a l l  a rith m e tic , lo g ic a l ,  and sh if tin g  o p e ra tio n s  
— p ro v id es  a lin k  b e tw een  in p u t-o u tp u t d e v ic e s  and  m ach ine  r e g is te r s .
I n p u t ------- ►
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The p r in c ip le  item  in  th e  A rithm etic  U nit is  a 16- b i t  a d d e r w hich  can  p e r­
form n o t on ly  b in a ry  ad d itio n  but a ls o  lo g ic a l AND, OR, and EXCLUSIVE- 
OR o p e ra tio n s  on th e  tw o q u a n ti t ie s  sw itch e d  on i ts  in p u ts .  R eg is te r  Z 
p ro v id es  tem porary  s to ra g e  for th e  a d d e r o u tp u t befo re  tra n s m is s io n  to  th e  
ap p ro p ria te  d e s t in a t io n .  R eg is te r  R^ and  a re  u se d  in  co n ju n c tio n  w ith  
th e  a d d e r and  Z for sh if tin g  o p e ra tio n s .
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Adder s e le c to r  s w i tc h e s , A, B, and  C , p rov ide  c o n n ec tio n s  b e tw een  th e  
a d d e r and a l l  m achine  r e g is te r s  (e x c e p t L and  OR2) a s  w e ll a s  e x te rn a l 
m edia .
The a d d e r g e n e ra te s  th e  sum of th e  tw o o p e ran d s  c o n n ec te d  to  in p u ts  A 
and  B; th e  r e s u lt  is  tra n sm itte d  v ia  Z and sw itch  C to  th e  ap p ro p ria te  
r e g is te r .  D irec t tra n sm is s io n  of d a ta  from re g is te r  to  r e g is te r  is  e ffe c ted  
by add ing  the  c o n te n ts  of th e  s e le c te d  re g is te r  to  0 (o b ta in e d  by a "n u ll"  
s e le c t io n  a t  one of the  ad d er in p u ts ) .
O ther im portan t fe a tu re s  of th e  ad d er a re  a s  fo llow s:
In crem en to r -  ad d s  "1" in to  th e  l e a s t  s ig n if ic a n t b it p o s itio n  of the  
r e s u lt  of a b in a ry  ad d itio n
O verflow  d e te c to r  -  t e s t s  for th e  overflow  w hich  o ccu rs  w hen th e  re s u lt
of a b in a ry  ad d itio n  e x c e e d s  th e  1 6 -b it c a p a c ity  
of th e  a d d e r .
G a te s  1 , 3 , 4 , and  5 p rov ide  both  s in g le  and d o u b le - le n g th  sh if tin g  
c a p a b i l i t i e s .  The o u tp u t of th e  ad d er may be sh if te d  rig h t or le f t  one 
b it p o s itio n  to  r e g is te r  Z e ith e r  s e p a ra te ly  or in  p a ra lle l  w ith  th e  s h if t ­
ing  of to  R ^. F urtherm ore , s h if ts  a re  perform ed in  e ith e r  s ig n  or 
c irc u la r  fa sh io n  depend ing  on th e  m ethod of s e tt in g  th e  b it p o s itio n s  a t 
th e  en d s  of re g is te r  Z (an d  R' ) .  F urther d e ta i ls  on th e  ty p e s  of sh if ts  
a re  p re se n te d  in  th e  n ex t c h a p te r  ( s e e  p ag es  3 -28  th rough  3 - 3 3 ) .
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ARITHMETIC REGISTERS
R e g is te rs  R. (1 ^  j ^  6) se rv e  a s  both  th e  a cc u m u la to rs  and  in d ex  r e g is te r s  
for th e  p rogram . T hese  1 6 -b it  r e g is te r s  a re  a l l  e q u iv a le n t e x c e p t th a t  R^ 
perform s o th e r un ique  fu n c tio n s  during  lo g ic a l and  sh iftin g  o p e ra t io n s .
Some of th e  im p o rtan t p ro p e rtie s  common to  a l l  o f th e  s ix  accu m u la to rs  
( a s  th e y  w ill h e re a f te r  be c a l le d )  are :
In dex ing  — th e  c o n te n ts  of a s e le c te d  R. a re  u se d  in  g e n e ra tin g  an
in i t ia l  o p e ra n d , a d d r e s s ,  o r sh if t  coun t fo r m ost o p e ra tio n s .
A rithm etic  -  a cc u m u la to rs  R. p a r tic ip a te  in  th e  e x ec u tio n  of a l l  a r i th ­
m etic  in s tru c tio n s  and  norm ally  ho ld  the r e s u l t  of the  
o p e ra tio n .
In p u t-O u tp u t -  t ra n s fe r  o f in p u t-o u tp u t d a ta  p ro c e ed s  to  and  from
a cc u m u la to rs  R ..
J
A ccum ulator R^ p a r t ic ip a te s  in  a l l  lo g ic a l o p e ra t io n s . An ap p ro p ria te  
o p e ra tio n  (AND, OR, or EXCLUSIVE-OR) is  perform ed in  th e  ad d er b e tw een  
th e  in d iv id u a l b i ts  of accu m u la to r R^ and  th o se  of an  in i t ia l  o p e ra n d , th e  
r e s u l t  th e n  tra n sm itte d  to  an  accu m u la to r R. (1 <  6 ) .
The fu n c tio n s  of a cc u m u la to r Rl  w ith  reg a rd  to  sh if tin g  o p e ra tio n s  a r is e  
from i ts  un ique  a s s o c ia t io n  w ith  th e  a d d e r . Each of a cc u m u la to rs  R^
( 2 <  j <  6) may c o n n e c t w ith  acc u m u la to r R^ a s  one long sh if tin g  re g is te r  
to  ho ld  d o u b le - le n g th  q u a n ti t ie s  su ch  a s  d iv id en d s  and  p ro d u c ts .
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All d o u b le - le n g th  sh if ts  in v o lv e  an R, ( 2 ^  j ^  6) and  R^:
The a p p ro p ria te  R is  tra n sm itte d  to  th e  a d d e r . The o u tp u t of th e  ad d er 
and  accu m u la to r R  ^ a re  sh if te d  r ig h t or le f t  a s  one long re g is te r  to  
re g is te r s  Z and  R^ (v ia  g a te s  1 , 4 , o r 3 , 5 ) .  The c o n ten t of r e g is te r  
Z is  tra n sm itte d  to  R^, and  re g is te r  R  ^ to  . This p ro c e ss  is  re p e a te d  
u n til  th e  req u ired  num ber of sh if ts  h as  been  e x e c u te d .
A ccum ulator R^ is  p rov ided  w ith  s e p a ra te  sh iftin g  c a p a b il i t ie s :
R eg is te r R. is  tra n sm itte d  J o  th e  a d d e r . The o u tp u t of th e  ad d er is  
sh if te d  rig h t or le f t  to  r e g is te r  Z (v ia  g a te  1 or 3) e The c o n ten t of Z 
is  tra n sm itte d  to  R  ^„ This p ro c e ss  is  re p e a te d  th e  req u ired  num ber of 
t im e s .
The OPERAND re g is te r  (Y) p ro v id es  for both  th e  memory ex ch an g e  and 
tem porary  s to rag e  of 1 6 -b it o p eran d s in v o lv ed  in  e x ec u tin g  in s tru c t io n s .  
T ran sfe r of d a ta  w ords to  and  from th e  memory o ccu rs  v ia  th e  Y r e g is te r .
R eg is te r  Y h o ld s  th e  in i t ia l  operand  for a ll  a rith m e tic  and lo g ic a l o p e ra ­
tio n s  invo lv ing  th e  a c c u m u la to rs . During m u ltip lic a tio n  and  d iv is io n , for 
ex am p le , i t  h o ld s  th e  m u ltip lican d  and d iv is o r , re s p e c t iv e ly .
Both th e  c o n ten t of Y and  i t s  one°s com plem ent can  be c o n n ec te d  to  an  
a d d e r in p u t. B inary su b tra c tio n  is  perform ed by en te rin g  th e  operand  to  be 
su b tra c te d  in to  r e g is te r  Y. The one°s com plem ent of th e  o p erand  is  th en  
ad d ed  to  th e  c o n te n ts  of a s e le c te d  accu m u la to r and  in c rem en ted  ( th e  2°s 
com plem ent n e g a tiv e  of a b in a ry  fra c tio n  is  th e  b i t - b y - b i t  com plem ent, 
p lu s  2 ^ ) .
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CONTROL
CONTROL a c q u ire s  in s tru c tio n s  from th e  memory and  c a u s e s  th e  m ach ine  
to  carry  ou t th e  o p e ra tio n s  s p e c if ie d  acco rd in g  to  th e  1 6 -b it  code 
in s tru c tio n  form at show n below»
0 i 2 3 4 5 6 7 8 9 10 11 12 13 14 15
L---------------------- f — ----------------- -J -»---------- v ------------- »L----------- b ------------ ►»•--------------------  n ----------------------»
(5 bits) (3 bits) (3 bits) (5 bits)
The f i r s t  te rm , f ,  in d ic a te s  th e  fu n c tio n  to  be perform ed» The seco n d  
te rm , v ,  no rm ally  s p e c if ie s  w hich  of th e  s ix  a ccu m u la to rs  R ( l  ^  j ^  6) 
is  to  be in v o lv ed  in  th e  opera tion»  H ow ever, in  c e r ta in  c a s e s ,  v  d e n o te s  
a v a r ia n t of f .  The th ird  and  fourth  te rm s , b and  n , se rv e  to  g e n e ra te  an  
o p e ra n d , a d d re s s ,  o r s h if t  co u n t fo r th e  opera tion»
A s p e c ia l  v a lu e  of th e  th ird  te rm , b , ( a l l  th re e  b it  p o s it io n s  "1 " )  id e n tif ie s  
a 2 -w ord  in s tru c tio n  w h ere in  th e  o p e ra n d , a d d r e s s ,  o r sh if t  co u n t is  
form ed u s in g  th e  1 6 -b it num ber o ccu p y in g  th e  n ex t program  w ord . For o th e r 
v a lu e s  of b , an  in s tru c tio n  o c c u p ie s  a s in g le  program  word com posed  of 
th e  above four te rm s ( l - w o rd  in s tru c tio n )»
The PROGRAM COUNTER (P C ) ,  w ith  1 6 -b it  le n g th , h o ld s  th e  a d d re s s  of th e  
n e x t in s tru c tio n  to  be  obeyed» As e ac h  in s tru c tio n  is  in te rp re te d , th e  
c o n te n ts  of th e  program  co u n te r a re  ad v an ced  by 1 or 2 in  a c c o rd a n c e  w ith  
th e  1 - or 2 -w ord  n a tu re  of th e  in s tru c t io n . A fter co m ple ting  th e  in s tru c t io n , 
th e  new  program  word o ccu p y in g  th e  memory a d d re s s  s p e c if ie d  by PC is  
o b e y e d . In  th is  m an n er, in s tru c tio n s  are  norm ally  ta k e n  s e q u e n tia lly  from 
th e  m em ory. During th e  e x e c u tio n  of c e r ta in  t e s t  in s tru c t io n s ,  th e  program
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c o u n te r  m ay be ad v an ced  by 1 or 2 , re su ltin g  in  a co rre sp o n d in g  sk ip  in  
th e  p rogram . During th e  e x ec u tio n  of jump in s tru c t io n s ,  a s p e c if ie d  
a d d re s s  is  e n te red  in to  th e  program  c o u n te r , th u s  a ffe c tin g  a tra n s fe r  
of co n tro l to  a new  seq u e n c e  of in s tru c tio n s  0
The LOCATION re g is te r  ( L ) ,  w ith  1 6 -b it  le n g th , s p e c if ie s  th e  a d d re ss  
in v o lv ed  in  a re fe re n ce  to th e  m em ory. For th e  tra n s fe r  of d a ta  w ords to  
and  from th e  m em ory, an  ap p ro p ria te  a d d re ss  is  form ed in  th e  ad d er and 
tra n sm itte d  to  L, A ccess  of program  w ords from th e  m em ory, ho w ev er, 
in v o lv e s  th e  d ire c t  tra n sm is s io n  of th e  program  a d d re s s  h e ld  in  th e  
Program C oun ter to  re g is te r  L ( w ithou t tra n sm is s io n  th rough  th e  a d d e r ) .
S ince th e  Program C oun ter and  th e  L ocation  re g is te r  a re  bo th  c a p a b le  of 
ho ld ing  a d d re s s e s  a s  la rg e  a s  2 -  1 ( 6 5 ,5 3 5 ) ,  th e  h ig h e s t num bered
lo c a tio n  (1 6 ,3 8 3 )  and  lo c a tio n  zero  a re  no t t re a te d  a s  c o n se c u tiv e  
memory lo c a t io n s .  W henever th e  program  s p e c if ie s  an  a d d re s s  la rg e r 
th a n  1 6 ,3 8 3 , th e  m achine  s to p s  w ith  a fa u lt in d ic a to r  s e t ,
ORDER REGISTER 1 h o ld s  th e  f ,  v ,  b , and  n p a rts  of th e  in s tru c tio n  during 
i t s  e x e c u tio n . For tw o-w ord  in s tru c t io n s ,  th e  seco n d  1 6 -b it  p a rt of th e  
in s tru c tio n  is  e n te red  in to  r e g is te r  Y,
U nder norm al o p e ra tio n , program  w ords a re  e x tra c te d  from p a irs  of 
c o n se c u tiv e  memory lo c a t io n s .  W h en ev er a program  word is  e x tra c te d  
from th e  le f t  h a lf  of th e  m em ory, th e  n ex t program  word ( in  th e  rig h t h a lf  
of th e  m em oiy) is  e x tra c te d  s im u lta n eo u s ly  and  tra n sm itte d  to  th e
a u x ilia ry  in s tru c tio n  r e g is te r ,  ORDER REGISTER 2 (O R 2 ), In th is  m anner, 
CONTROL m ay e x tra c t th e  n e x t program  word for deco d in g  from re g is te r  
OR2, and  th u s  e lim in a te  a m em oiy a c c e s s ,  A p re c is e  d e sc r ip tio n  of th e
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p ro c e d u re s  fo llo w ed  in  re a d in g  in s tru c tio n s  from th e  memory is  g iv en  in  th e  
a p p en d ix  of th is  c h a p te r„
The SHIFT COUNTER ( S C ) ,  w ith  5 b it  le n g th , s e rv e s  to  co n tro l th e  num ber 
of s h if ts  perform ed in  e x ec u tin g  c e r ta in  m ach ine  in s tru c t io n s .  It h a s  i ts  
own in te rn a l c irc u itry  fo r in c rem en tin g  s e p a ra te ly  from th e  ad d e r . At th e  
o u ts e t  of sh if tin g  o p e ra tio n , th e  c o n te n t of SC is  no rm ally  s e t  to  i ts  la rg e s t  
v a lu e ,  31 , m inus th e  num ber of re q u ire d  s h if ts ;  th e  c o n te n t of SC is  
ad v an c e d  by one for e a c h  sh if t; o p e ra tio n  te rm in a te s  w hen th e  v a lu e  of SC 
re a c h e s  31 .
The CONSTANT r e g is te r  (R ) is  a s ig n e d  3 -b it  r e g is te r  s e t  by CONTROL
c
for s p e c ia l  s i tu a t io n s ;  in  c o n n ec tio n  to  an  ad d e r in p u t, i t s  c o n ten t is
t re a te d  a s  an  in te g e r  tim es  2~1 5 . D uring th e  e x e c u tio n  of t e s t  in s tru c t io n s ,
fo r e x am p le , R re c o rd s  a p o s it iv e  in te g e r  (0 ,  1 o r 2) w h ich  is  ad d ed  to  th e  
c
c o n te n ts  o f th e  Program C oun ter to  c a u s e  a co rre sp o n d in g  sk ip  ( if  an y ) in  
th e  program .
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INPUT-OUTPUT
The In p u t-O u tp u t s e c tio n  p ro v id es  for th e  tra n s fe r  of in fo rm ation  to  and  
from th e  com puter a long  16 in p u t-o u tp u t c h a n n e ls  0
Each of c h a n n e ls  n (0 < J  n,<C 15) c o n s is ts  of in d e p en d e n tly  o p e ra tin g  inpu t 
and  o u tp u t s id e s  co n n ec ted  v ia  In p u t-O u tp u t C ontro l d ire c tly  to  th e  
in p u t or ou tp u t of th e  a d d e r .
T ran sfe r of in fo rm ation  p ro ceed s  to and  from accu m u la to rs  R^  ( 
in  th e  form of 16- b i t  w o rd s .
The INDICATOR re g is te r  ( I )  c o n ta in s  16 sw itc h e s  w hich  can  be in d iv id ­
u a lly  s e t  e ith e r  m anually  or by th e  p rogram . I ts  o p e ra tio n , d is c u s s e d  in  
th e  c h ap te r  on In p u t-O u tp u t, p ro v id es  e x te rn a l co n tro l ov er th e  o p e ra tin g  
p rog ram ,
BLOCK DIAGRAM
The b lo ck  d iagram  on page  2 -2  d e sc r ib e s  th e  flow  of in fo rm ation  w ith in  
th e  co m p u te r. G ate  N co n n ec ts , to  th e  addeç th e  low er fiv e  b its  of th e  
in s tru c tio n  in  ORI a s  an  in te g e r  n , n ^  31) tim es  2~1 5 , This g a te
is  u se d  in  g e n e ra tin g  th e  o p e ra n d s , a d d r e s s e s ,  and  sh if t  co u n ts  for 
ex ecu tin g  of in s tru c t io n s .  The low er four b its  of th e  n -te rm  may a lso  
p a s s  th rough  a decod ing  d e v ic e , D . DECODE (D ) g e n e ra te s  a 1 6 -b it 
q u a n tity , of w hich  th e  n th  b it  ( 0 ^  n ^  15) is  a " 1 " , th e  rem ain ing  b its  
" 0 " . D is  i t s  o n e 's  com plem en t. Adder in p u ts  D and  D a re  u se d  for 









Each in s tru c tio n  c o n s is ts  of a t l e a s t  one 16 -b it word com posed  of four 
te rm s: f (5 b i ts ) ,  v(3 b i t s ) ,  b(3 b i t s ) ,  and  n(5 b i ts ) .
0 i 2 3 4 5 6 7 8 9 10 II 12 13 14 15
L ---------------------- f ---------------------- J -«---------- v ------------- » ------------ b ------------ * -»--------------------  n --------------------- »
(5 bits) (3 bits) (3 bits) (5 bits)
The f i r s t  te rm f f ,  s p e c if ie s  th e  o p e ra tio n  to  be perfo rm ed .
The seco n d  te rm , v ,  ( 1 ^  6) d e n o te s  w hich  a ccu m u la to r,
R th rough R , is  to  be in v o lv ed  in  th e  o p e ra tio n .*
1 6
The th ird  and fourth  te rm s , b and  n , in d ic a te  th e  w ay an operand  
a d d re s s , or sh if t co u n t is  form ed.
Two f d e s ig n a tio n s  (8 and  10) s to re  the  c o n te n ts  of accu m u la to r R , 
( 0 ^ v ^ 6 ) a t a  sp e c if ie d  memory lo c a tio n . W hen v — 0 , th e  16-b it 
q u a n tity  co rre sp o n d in g  to  th e  f ic t i t io u s  R^ is  ta k en  a s  id e n tic a l ly  z e ro . 
O th e rw ise  s p e c if ic a tio n  v = 0 is  in v a lid  a s  an accu m u la to r d e s ig n a to r  and 
is  in te rp re te d  a s  a fa u lt  w h ich  s to p s  th e  m ach in e . The s p e c if ic a tio n  
v = 7 is  in v a lid  a s  an  accu m u la to r d e s ig n a to r  and s to p s  th e  m ach ine  w hen 
in te rp re te d .
ADDRESSING MODES
Two a d d re s s in g  m o d es, th e  norm al and  the  e x te n d e d , a re  a v a ila b le  and a re  
d is tin g u is h e d  by th e  v a lu e s  of b . For v a lu e s  of b b e tw een  0 and  6 , th e  
norm al a d d re ss in g  mode a p p l ie s ,  and  th e  in s tru c tio n  o c c u p ie s  a s in g le  
16 b it program  w ord . For b = 7 , th e  ex ten d ed  a d d re s s in g  mode a p p lie s  
and  th e  in s tru c tio n  o c c u p ie s  two c o n se c u tiv e  program  w o rd s .
* See f = 0 , 1, 12, 15 fo r e x ce p tio n s  to  th i s .
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For bo th  m o d e s , a b a se  a d d re s s  and  an  in d ex  term  a re  s p e c if ie d .  The
fo rm ation  o f e ith e r  an  o p e ran d  Y , an  op eran d  a d d re s s  Y ^ , or a  s h if t  co u n t
Y in v o lv e s  th e  a d d itio n  of th e  b a s e  a d d re s s  to  th e  c o n te n ts  of th a t  a cc u m - 
k
u la to r  id e n tif ie d  by th e  in d ex  te rm . The s p e c if ic a t io n  of th e  b a se  a d d re s s, 
and  th e  in d ex  term  d e p en d s  on th e  a d d re s s  m ode and  is  d e sc r ib e d  m ore 
fu lly  b e lo w .
NORMAL ADDRESSING MODE
S p e c if ic a t io n  0 ^  b <  6 id e n tif ie s  th e  norm al a d d re s s in g  m ode. In th is  mode 
th e  in s tru c tio n  is  one 1 6 -b it m em ory word; th e  in d ex  term  is  b and  th e  b a se  
a d d re s s  is  n .
Next memory word
Function Accumulator Index Bose Address
0-31 0-6 0-6 0-31
An o p e ran d  Y , an  a d d re s s  Y , o r a  sh if t  co u n t Y in  th e  norm al a d d re s s in g  
^ o m k
m ode is  d e fin e d  a s  th e  sum of th e  c o n te n ts  o f th e  b th  a cc u m u la to r and  th e
fou rth  te rm , n , of th e  in s tru c t io n ,
o p e ran d  
0 ^  b <C 6 a d d re s s
sh if t  co u n t
i . e .  ,
Y "I o
w here
= ( R j  + n ,b
(R ) = c o n te n ts  of th e  b th  a cc u m u la to r 
b
n = v a lu e  of th e  n -te rm  of th e  in s tru c t io n ,  0 ^  n ^  31
If b = 0 , (R ) is  ta k e n  a s  id e n t ic a l ly  z e ro . The a d d itio n  (R ) + n is  p e r ­
il ü
form ed a s  if  n w ere  a 16- b i t  q u a n tity  in  w h ich  th e  h ig h e r o rd er b it  p o s it io n s
zero  th ro u g h  te n  e q u a l zero  .
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EXTENDED ADDRESSING MODE
The s p e c if ic a tio n  b = 7 id e n tif ie s  th e  ex ten d ed  a d d re s s in g  mode w herein  
th e  in s tru c tio n  c o n s is ts  of two c o n se c u tiv e  1 6 -b it memory lo c a tio n s ;  the  
in d ex  term  is  n , th e  b a se  a d d re s s  is  th e  1 6 -b it q u a n tity  ta k en  from the  
n ex t memory word ( i . e .  a t  P + 1 if th e  f i r s t  word is  a t  lo c a tio n  P ) .
Next memory word
O perand Y , a d d re s s  Y , or sh if t  coun t Y is  d e fin ed  a s  th e  sum o f the  o m k
c o n te n ts  of th e  n th a c c u m u la to r . 0 ^  n ^  6 , and  th e  c o n te n t of th e  nex t 
word in  th e  m em ory, i „ e 0
o p erand  
if b = 7 a d d re ss m
sh if t co u n t Y.
w here
(R ) + (P+1) n
(R ) = c o n te n ts  of th e  n th  a cc u m u la to r, 0<C n>< 6 
n v
(P+l) = c o n te n ts  of th e  n ex t memory lo c a tio n
If n = 0 , (R ) is  ta k en  id e n tic a l ly  zero« V alues of n g re a te r  th an  6 , a re
in te rp re te d  a s  a fa u lt  and  s to p s  m ach ine  c o m p u ta tio n .
Shift coun t Y, is  tre a te d  m odulo 32 , i „ e 0 th e  low er 5 -b it  p o s itio n s  (11 
k
th rough  15) d e term ine  th e  e ffe c tiv e  sh if t coun t w ith  th e  rem ain ing  b it 
p o s it io n s  (0 th rough  10) d is re g a rd e d .
The fo rm ation  of operand  Y , a d d re s s  Y , and  s h if t  co u n t Y d oes no to • m x
m odify th e  c o n te n ts  of th e  accu m u la to r in v o lv ed  and  d o es  n o t d e te c t  th e
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overflow  w hich  o c c u rs  w h en ev er th e  sum of th e  two q u a n ti t ie s  in v o lv ed  in
form ing Y , Y , o r Y e x c e e d s  th e  maximum num ber w hich  can  be h e ld  in  
o m k
1 6 - b i t s .
ADDRESSING RESTRICTIONS
The fo rm ation  of an  a d d re s s ,  Y , g e n e ra te s  a 1 6 -b it word c a p a b le  of adi-*
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d re s s in g  6 4 ,5 3 6  memory lo c a t io n s .  The p re s e n t memory c a p a c ity  of 2
w ords u s e s  th e  a d d re s s  v a lu e s  0 th rough  1 6 ,3 8 3 . A d d re sse s  1 6 ,3 8 4  th rough
6 4 ,5 3 6  a re  re s e rv e d  for a d d re s s in g  s a te l l i t e  s to ra g e  u n its  to  be la te r  added
to  th e  co m p u te r. An a tte m p t by th e  o p e ra tin g  program  to  read  from or w rite
in to  an  u n d e fin ed  r^emory lo c a tio n  ( i . e .  a d d re s s  Y^ g re a te r  th an  1 6 ,3 8 3 )
c o n s t i tu te s  a fa u lt  w h ich  s to p s  th e  m ach in e .
L o ca tio n s  1 2 ,288  th rough  16 ,383  a re  a l lo c a te d  for in p u t-o u tp u t ro u tin e s , 
lib ra ry  ro u tin e s , e tc .  le a v in g  12 ,288  memory lo c a tio n s  a v a ila b le  for th e  
p rogram m er's  u s e .  A s p e c ia l  " lo c k -o u t"  m echan ism  s to p s  t h e  m ach ine  b e ­
fore th e  w rite  o p e ra tio n  is  perfo rm ed . An o p e ra tin g  program  may how ever 
read  from or tra n s fe r  co n tro l to  an y  ro u tin e  s to re d  in  th e  " lo c k e d -o u t"  p o r­
tio n  in  th e  m em ory.
INVALID INSTRUCTIONS
Three f v a lu e s  ( 6 , 7 ,  and  14) a re  no t u se d  and  s to p  th e  m ach ine  w hen in ­
te rp re te d  a s  o p e ra tio n  d e s ig n a to r s .  S p e c if ic a tio n  v  = 6 o r 7 fo r f = 12 a re  
lik e w is e  u n u sed  and s to p  th e  m ach in e .
In g e n e ra l ,  c e r ta in  co m b in a tio n s  o f f ,  v ,  b , and  n a re  no t a llo w ed  and  a re  
tre a te d  a s  fa u lts  w hich  s to p  th e  m a ch in e . T hese  in v a lid  s p e c if ic a t io n s  a re  
p o in ted  o u t in  th e  d e sc r ip tio n  of in s tru c tio n s  la te r  in  th is  c h a p te r . A sum m ­
ary  of i l le g a l  in s tru c tio n s  is  p re se n te d  in th e  a p p en d ix  s e c t io n .
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EXECUTION TIME
The tim e n e ed e d  to  p ro c e s s  in s tru c tio n s  la rg e ly  d ep en d s  on th e  num ber of
.
memory a c c e s s e s  in v o lv e d . The tim e req u ired  fo r e ach  memory read  o r  
w rite  a c c e s s  is  6 m ic ro se c o n d s . Two ty p e s  of memory re fe re n c e s  m ust be 
c o n s id e re d . The f i r s t  in v o lv e s  th e  re fe re n c e s  n e e d e d  to  re a d  th e  in -  
in s tru c tio n  w ords from th e  m em ory. U nder norm al o p e ra tio n s  th e  in s tru c ­
tio n s  a re  e x tra c te d  from th e  memory two a t a tim e in  c o n se c u tiv e  p a irs  and 
th e  sec o n d  in s tru c tio n  is  s to red  tem p o rarily  u n til n e e d e d . As a r e s u l t ,  
on ly  o n e -h a lf  a memory a c c e s s  tim e or 3 .0  m ic ro seco n d s  is  req u ired  for 
th e  e x tra c tio n  of e ach  program  w ord .
The seco n d  ty p e  o f memory a c c e s s e s  a re  th o se  in v o lv ed  in  th e  ex ecu tio n  
of th e  in s tru c tio n s  th e m s e lv e s . T hese  a re  l i s te d  for e ac h  s e t  of m ach ine  
in s tru c tio n s  la te r  in  th is  c h a p te r .
PROGRAM ADDRESS
The program  a d d re s s ,  P , of a g iv en  in s tru c tio n  is  d e fin ed  to  be th e  memory 
a d d re s s  of th e  word co n ta in in g  th e  f- te rm  of th a t in s tru c t io n . Thus if th e  
in s tru c tio n  c o n s is ts  of two c o n se c u tiv e  memory lo c a tio n s  (ex tended  
a d d re s s in g  m ode u s e d ) ,  th e  program  a d d re s s ,  P , is  a s s ig n e d  to  th e  f i r s t  





















R R.v  1
P
Y
F ic ti t io u s  A ccum ulator th e  c o n te n t of w hich  is  ta k e n  id e n tic a l ly  zero
A ccum ulator R^  for 1 ^  j 6
In d ic a to r  r e g is te r
In s tru c tio n  r e g is te r
O perand  r e g is te r
L oca tion  r e g is te r
Program  co u n te r
S hift co u n te r
C o rrec tio n  r e g is te r
Prim ary a d d e r  o u tp u t r e g is te r
S econdary  a d d e r o u tp u t r e g is te r
Bit p o s it io n s  0 -4  of in s tru c t io n ,  0 ^ f ^ 3 1
Bit p o s it io n s  5-7  of in s tru c t io n ,  0 ^  7
Bit p o s it io n s  8 -1 0  of in s tru c t io n , 0 ^ b < 7
Bit p o s it io n s  11-15  of in s tru c t io n , 0 ^ n ^ 3 1
R ep laces  th e  c o n te n ts  of
C o n te n ts  of a r e g is te r  o r memory lo c a tio n
jth  b it o f th e  c o n te n ts  of a  r e g is te r  o r m em ory lo c a tio n
D o u b le - le n g th  r e g is te r  o b ta in e d  by ad jo in in g  R^ to  le f t  o f
Program  a d d re s s  of in s tru c tio n
1 6 -b it o p e ran d  form ed by th e  fo llow ing  ru le s :
If 0 ^  b ^ :  6: Y *= (R, ) + nv  ^  o b
if  b *= 7 : Y * ( R ) + ( P + l )  w here 0 <  n <  6o b N N
1 6 -b i t  a d d re s s  form ed a s  is  Y ; r e s tr ic te d  ra n g e : 0 <  Y ,<  12287o ^  m ^
1 6 -b it s h if t  co u n t form ed a s  is  Y ; e f fe c t iv e  ran g e : 0 ,<  Y. ,< 3 1o ^  k ^
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INSTRUCTIONS
The com puter in s tru c tio n s  a re  d e sc r ib e d  on th e  fo llow ing  p a g e s .  The 
d e ta i le d  d e sc r ip tio n s  of in p u t-o u tp u t in s tru c tio n s  a re  g iv en  in  C h ap ter 
F our. The t i t le  lin e  c o n ta in s  th e  m nem onic c o d e , th e  e q u iv a le n t v a lu e  
of f ,  th e  range  of v ,  n am e, and  sh o rth an d  d e sc r ip tio n  of the o p e ra tio n  
perfo rm ed .
In s tru c tio n s  may be w ritten  in  n u m erica l form ( f . v . b . n )  or in  m nem onic 
form w hen SAC (a s se m b ly  ro u tin e )  is  u se d  fo r in p u t to  th e  m ach in e . 
W hen , for a g iv en  f ,  v s p e c if ie s  an  a cc u m u la to r, th e  m nem onic code r e ­
p la c e s  the  fu n c tio n  d e s ig n a to r  f ,  fo r exam ple "EN A .v. b . n " . In a few  
c a s e s ,  h o w ev er, v s e rv e s  a s  a fu n c tio n  v a r ia n t w here in  th e  m nem onic 
code re p la c e s  both  d e s ig n a to rs  f and  v .  In th is  c a s e ,  th e  v lo c a tio n  
m ust be f i l le d  w ith  a d a s h , e . g .  " J R F .- .b .n " .
The d e ta i le d  d e sc r ip tio n  of a s e t  of in s tru c tio n s  is  fo llow ed  by a flow  
diagram  re p re se n tin g  th e  lo g ic a l p rocedu re  c a rr ie d  ou t in  th e  e x ec u te  
p h a se s  of th e  in s tru c t io n s .
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TRANSMISSION
OP J L V
ENA 16 1-6 E nter Acc: Y —► Ro V
EAN 20 1-6 E nter A c c -N e g a tiv e : - Y R ^
LDA 17 1-6 Load Acc: (Y )—>»R m v
LAN 21 1-6 Load A c c -N e g a tiv e : -(Y  )—>*Rm v
STA 08 0 -6 Store Acc: (R ) —*-Y v m
ARITHMETIC
INA 18 1-6 In c re a s e  Acc: (R ) + Y—>-RV o V
DEA 22 1-6 D e c re a se  Acc: (R ) -  Y —>-Rv o v
ADD 19 1-6 Add to  Acc: (R ) + (Y )—**Rv m v







R ep lace  Add M em ory: (R ) + (Y )—^ Y  ^ y  m m
M u ltip ly : (R ) x  Y + 2  (R ) - ^ R  R v  o 1 v i
DIV 05 2-6 D iv id e : [ ( R ) + 2~15 ( R ^ J  v  r em ain d er
LOGICAL
AYA 24 1-6 AND Y to  Acc: (R , ) • Y —>Ro 1 O V
AMA 25 1-6 AND Mem to  Acc: (R.. ) • (Y ) —*"R1 m v
OYA 28 1-6 OR Y to  Acc: ( R j v Y ^ Ro 1 o V
OMA 29 1-6 OR Mem to  Acc: (R , ) v  (Y )-»-R1 m v
XYA 26 1-6 EXCLUSIVE OR Y : ( R ) ©  Y —>.Ro 1 o v
XMA 27 1-6 EXCLUSIVE OR M em: ( Rn ) © ( Y  )-*-R1 m v
MLD 11 1-6 MERGE and  Load: Y ) , - > R ) ,  if R . ) .  = 0m j v j  1 j
MST 10 0- 6 MERGE and  S tore: R ) Y ). if  R, ) .  = lv j m j 1 j
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COMPARE
OP* J L V
CAY 30 0-6 Com pare Acc to  Y : If (R ) = ,< ,> Y  : sk ip  0 , 1 , 2  o v o w ords
CAM 31 0-6 Com pare Acc to Mem: If (R ) = , < , > ( Y  ): sk ip  0 ,
ml ,  2 w ords
SHIFT 
(modulo 32)
RSS 00 1 Right Sign Shift R^: Y^ p la c e s
LSS 01 1 Left Sign Shift R^: Y^ p la c e s
RSS 00 2-6 Right Sign Shift R^R^: p la c e s
LSS 01 2-6 Left Sign Shift R Rn: Y p la c e s  v 1 k
RCS 02 0-6 Right C irc u la r  Shift R^R^: p la c e s
LCS 03 0-6 Left C ircu la r Shift R Rn: Y p la c e sv 1 k
NORMALIZE
( b ^  7 )
NOR- 01 o: N orm alize  ^ 2^1  o^ r '^  n sh if ts ;  if b = 1 -6 : co u n t-^R ^
JUMP
JPD- 12 0 D irec t: jump to Y m
JPI- 12 1 In d irec t: jump to loc  (Y )m
JRF- 12 2 R ela tiv e  Forw ard: jump to P + Ym
JRB- 12 3 R ela tiv e  Back: jump to  P -  Ym
JL D -t 12 4 Link D irec t: P + 1—*-Y ; jump t o f Y  +1*1
JL I- t 12 5 Link In d irec t: P + l-* « lo c  (Y ); jump to  l o c i  (Y ) ■m m
t  g iv en  for norm al a d d re s s in g  m ode on ly
* d a sh  su ffix  in d ic a te s  v - te rm  m ust be  re p la c e d  by d a sh  w hen ev er m nem on­
ic  is  u s e d .
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EXECUTE
OP J L V
MEXf 13 1-6 M odify: (R  ) + n R, ; E xecu te  (R ) b b v
(b /  0)
STOP
STP- 00 0 Stop
BIT







Set Bit Zero: 0-s-R , )b n
Set Bit N on-Z ero : 1 -^ R ^ )^
TBZ- 15 4 T e s t Bit Zero: If R, ) = 0 , sk ipb n
TBN- 15 5 T e s t Bit N on-Z ero : If R^)n -  1 , sk ip
SSZ- 15 6 Skip o r Set Zero: If R, ) = 0 , sk ip ; e ls e  0-*-R u)b n  b n
SSN- 15 7 Skip o r S et N on-Z ero : If R^)n = 1 , sk ip ; e ls e  1 - ^
EXTERNAL
(n <  16)
IN P- 15 0 b = 1 -6 : Inpu t to  R, from c h a n n e l n o . n ,
e l s e ,  go to  P + 1
sk ip ;
OUT- 15 1 b = 1-6: O utpu t ( R . )  to  c h an n e l n o . n
e l s e ,  go to  P + 1
, sk ip ;
b = 7: O u tpu t ( P + 1) to  c h a n n e l n o . n , sk ip ;






1) Both m odes of a d d re s s in g  ap p ly  to t h e s e  in s t ru c t io n s
2) For e ac h  in s t ru c t io n ,  th e  sp e c i f ic a t io n  v equal 
zero* or s e v e n  is  in te rp re te d  a s  a fa u l t  w hich  s to p s  
m ach ine  com pu ta tion .
3) In s tru c t io n s  ENA and  EAN requ ire  no memory a c c e s s .  
In s tru c t io n s  LDA, LAN, and  STA requ ire  one memory 
a c c e s s .**
16 1-6 Enter A ccum ulator Y—o v
R ep laces  the  c o n ten ts  of accu m u la to r  R by Y . Y is  formed f i r s t .v o o
A ccum ulator R is  th en  c le a re d ,  and  the  q u a n t i ty  Y is  en te red  in to  v o
the  c le a re d  accu m u la to r  R^ a s  a 16-b it q u a n t i ty  ( in c lu d in g  s ig n  d ig i t ) .
20 1-6 Enter A ccu m u la to r-N eg a tiv e  -Y —>*Ro v
R ep laces  the  c o n te n ts  of a ccu m u la to r  R^ by the  n e g a t iv e  ( 2 ' s
com plem ent)  of Y . Y is  formed f i r s t .  A ccum ulator R is  then  o o v
c le a re d  and  the  n e g a t iv e  of the  q u an t i ty  Y^ is  then  en te red  in to  the
c le a re d  accu m u la to r  R a s  a 1 6 -b it  q u a n t i ty  ( in c lu d in g  s ign  d ig i t ) .v
N ote  th a t  if n e q u a ls  o n e ,  th is  in s t ru c t io n  e f fe c t iv e ly  r e p la c e s  the
c o n te n ts  of a ccu m u la to r  R by the  o n e 's  ( b i t - b y - b i t )  com plem entv
of accu m u la to r  R , e . g .  to  r e p la c e  (R^) by the  b i t - b y - b i t  com plem ent 
of (R ^ ) ,  the  in s t ru c t io n  " 2 0 . 1 . 1 . 1 "  is  u s e d .
The s p e c i f ic a t io n  v eq u a l  zero  is  v a l id  for STA in s t ru c t io n .
In ad d i t io n  to the  memory a c c e s s  requ ired  to read  in s t ru c t io n  from 
memory.
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ENA, EAN in s t ru c t io n s
LDA 17 1-6 Load A ccum ula tor ( Y^ ) ->
R ep laces  th e  c o n te n ts  of a cc u m u la to r  R^ by th e  c o n te n ts  of the
memory lo c a t io n  s p e c i f ie d  by Y . Y is  form ed f i r s t .  A ccum ula-m m
tor R is  th e n  c le a re d  and  th e  o p e ran d  a t  lo c a t io n  Y i s  lo a d ed  
v  m
in to  c le a re d  a cc u m u la to r  R a s  a 1 6 -b i t  q u a n t i ty  ( in c lu d in g  s i g n ) .
v
The c o n te n ts  of memory lo c a t io n  rem ain  u n c h a n g e d .
LAN 21 1-6  Load A ccum ulator -  N e g a t iv e  - (Y  )—>*Rm v
R ep laces  a cc u m u la to r  R w ith  the  n e g a t iv e  ( 2 ' s com plem en t)  of 
the  o p e ran d  a t  th e  memory lo c a t io n  s p e c i f ie d  by Y . Y^ is  formed
f i r s t .  A ccum ula tor R is  th e n  c l e a r e d ,  and  th e  n e g a t iv e  of th e
v
o p eran d  a t  lo c a t io n  Y i s  lo a d ed  in to  th e  c le a re d  accu m u la to r  Rm v
a s  a 1 6 -b i t  q u a n t i ty  ( in c lu d in g  s i g n ) .  The c o n te n ts  of memory
lo c a t io n  Y rem ain  u n c h a n g e d ,  m
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STA 08 0 -6  Store A ccum ulator (R ) - ^ Yv m
R ep laces  the  c o n ten ts  of the  memory lo c a t io n  s p e c if ie d  by by
the  c o n ten ts  of accu m u la to r  R . Y is  formed f i r s t .  The s p e c i -v m
fied  memory lo c a t io n  is  c le a re d ,  and  the  1 6 -b i t  ope ran d  in a ccu m u ­
la to r  R is  then  t ra n sm it te d  to the  c le a re d  memory lo c a t io n .  The 
v
c o n te n ts  of accu m u la to r  R rem ain u n ch an g e d .  If v i s  sp e c if ie d
v
a s  z e ro ,  th is  in s tru c t io n  c le a rs  the  c o n ten ts  of memory lo c a t io n
Y to  z e r o . m
LDA, LAN, and STA in s t ru c t io n s
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ARITHMETIC
1) Both m odes of a d d re s s in g  a p p ly  to  th e s e  in s t r u c t io n s .
2) If th e  r e s u l t  of an  a d d i t io n  or su b tra c t io n  e x c e e d s  
th e  c a p a c i ty  of the  m a c h in e ,  an  a r i th m e tic  o v e r ­
flow  o c c u r s .  In s t ru c t io n s  INA, DEA, ADD, SUB, 
and  RAM s e t  the  f i f te e n th  b i t  of the  I r e g i s te r  to
a one  or zero  to reco rd  r e s p e c t iv e ly  th e  p re s e n c e  
or a b s e n c e  of o v e rf lo w . If th e  d e s i r e d  q u o t ie n t  in 
a d iv is io n  e x c e e d s  th e  c a p a c i ty  of th e  m a c h in e ,  an  
im proper r e s u l t  is  o b ta in e d .  The DIV in s t ru c t io n  s e t s  
th e  fo u r teen th  b i t  of th e  I r e g i s t e r  to  a one  or zero 
to reco rd  r e s p e c t iv e ly  th e  p re s e n c e  or a b s e n c e  of 
an  im proper d iv is io n .  Such c o n d i t io n s  may be 
s e n s e d  by a b i t - t e s t  in s t ru c t io n *  p rio r to th e  e x ­
e c u t io n  of th e  n ex t in s t ru c t io n  w here  overflow  or 
im proper d iv is io n  may o c c u r .
3) For e a c h  in s t ru c t io n ,  th e  s p e c i f ic a t io n  v eq u a l  
zero  or s e v e n  is  in te rp re te d  a s  a fa u l t  w h ich  s to p s  
m ach in e  co m p u ta t io n .  For MUL and  DIV in s t r u c ­
t i o n s ,  th e  s p e c i f ic a t io n  v  eq u a l  one  is  a l s o  in te r ­
p re te d  a s  a fa u l t  w h ich  l ik e w is e  s to p s  m ach ine  
co m p u ta t io n .
4) In s t ru c t io n s  INA, DEA, MUL, and  DIV req u ire  no 
memory a c c e s s .  In s t ru c t io n s  ADD an d  SUB req u ire  
one  memory a c c e s s .  In s t ru c t io n  RAM re q u ire s  two 
memory a c c e s s e s .
* See TBZ, TBN, SSZ, and  SBN.
3 -1 4
INA 18 1-6 In c re a s e  A ccum ulator ( 'R .) + Y —► R• v  o v
Adds th e  1 6 -b it  o pe rand  Y to accu m u la to r  R . This in s tru c t io no v
s e t s  th e  f i f te e n th  b it  of the  I r e g is te r  to one  o r  zero  to in d ic a te  
r e s p e c t iv e ly  the  p re s e n c e  or a b s e n c e  of overflow. ::
IDEA 22 1-6 D e c re a se  Accum ulator (R^) -  Yq—> R y
S ub trac ts  th e  16- b i t  operand  Y from accu m u la to r  R . Thiso v
in s t ru c t io n  s e t s  the  f if te e n th  b i t  of th e  I r e g is te r  to one  or zero  to 
in d ic a te  r e s p e c t iv e ly  the  p re s e n c e  or a b s e n c e  of o verf low .
ADD 19 1-6 Add to Accum ulator .(R ) + (Ym )—^ R
Adds to accu m u la to r  R th e  1 6 -b it  operand  a t  th e  memory lo c a t io n
v
sp e c if ie d  by Y . The c o n ten ts  of memory lo c a t io n  Y rem ain  u n -  
• • m m
' c h a n g e d .  This in s tru c t io n  s e t s  th e  f i f t e e n th  b i t  of the  I
r e g is te r  to one or zero  to in d ic a te  r e s p e c t iv e ly  th e  p re s e n c e  or 
a b s e n c e  of overflow .
SUB 23 1-6 S ubtrac t from A ccum ulator (R ) -  (Y )—>-Rv m v
S ub trac ts  from a c c u m u la to r  R the  16- b i t  operand  a t  the  memory 
lo c a t io n  s p e c if ie d  by Y . The c o n te n t s  of memory lo c a t io n  Y^ 
rem ain  u n c h an g e d .  This in s tru c t io n  s e t s  th e  f if te e n th  b i t  of the  
I r e g i s te r  to one  or zero  to in d ic a te  r e s p e c t iv e ly  the  p re s e n c e  or 
a b s e n c e  of overflow .
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RAM 09 1-6 R ep lace  Add M emory (R ) + (Y ) —v m m
Adds to  th e  c o n te n ts  of the  memory lo c a t io n  s p e c if ie d  by Y^ the
c o n ten ts  of accu m u la to r  R . The c o n te n ts  of a ccu m u la to r  Rv v
rem ain  u n c h an g e d .  This in s t ru c t io n  s e t s  th e  f i f te e n th  b i t  of th e  I 
r e g i s te r  to  one  or zero to in d ic a te  r e s p e c t iv e ly  th e  p re s e n c e  or 
a b s e n c e  of ov e rf lo w .
INA, DEA, ADD, SUB and  RAM
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MUL 04 2-6  Hold M ultip ly  (R^) x Y ^  + 2 )->^R^R^
Forms a 3 1 -b i t  p roduct from two 1 6 -b it  o p e ra n d s .  All q u a n t i t ie s  
invo lved  in  th is  o p e ra t io n  a re  t re a te d  a s  f rac t io n s  w ith  the  b inary  
po in t im m edia te ly  to the  r igh t of the  le f t -m o s t  b i t  ( s ig n  b i t ) . The 
m u ltip l ie r  m ust be lo ad ed  in to  accu m u la to r  R^ prior to the  e x e c u ­
t io n  of th is  o rd e r .  The m u lt ip l ican d  is  the  operand  Y . The product
is  formed in accu m u la to r  R Rn w ith  16- b i t  operand  p re v io u s ly  c o n -
v 1
ta in e d  in accum ula to r  R ( in c lu d in g  s ig n )  add ed  in to  the  l e a s tv
s ig n if ic a n t  h a l f .  The d o u b le - le n g th  r e s u l t  is  a 3 1 -b i t  q u an tity ;  
the  m ost s ig n if ic a n t  1 6 -b its  a re  h e ld  in accu m u la to r  R , the  l e a s t  
s ig n if ic a n t  15 b i ts  o ccu p y  the  n o n -s ig n  b it  p o s i t io n s  of a c c u m u la ­
tor R . The s ign  b it  of accu m u la to r  Rv g iv e s  the  s ign  of the  
product; the  s ig n  b i t  of accu m u la to r  R^, w hich  is  not a b it of the  
p ro d u c t ,  i s  s e t  to " 0 " .
MUL in s tru c t io n
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DIV 05 2 -6  D iv ide  [ ( l O  + 2~ 15 ( R ^ - J -  y q- + * Rv ' rem ainder
D iv id e s  a 3 1 -b i t  d iv id en d  by a 1 6 -b i t  d iv iso r  forming a 1 6 -b it  
q u o t ie n t .  All q u a n t i t i e s  invo lved  in  th is  o p e ra t io n  a re  t r e a te d  a s  
f rac t io n s  w ith  th e  b ina ry  p o in t im m ed ia te ly  to the  r igh t of th e  l e f t ­
m ost b i t  ( s ig n  b i t ) . The d iv iso r  i s  th e  o pe rand  Yq . The 31-bit 
d iv id en d  m ust be lo a d ed  in to  a cc u m u la to r  R^R^ prio r to the  e x e c u ­
tio n  of th is  in s tru c t io n :  th e  m ost s ig n i f ic a n t  1 6 -b i ts  of the  d iv i ­
dend  lo ad ed  in to  a cc u m u la to r  and  the  l e a s t  s ig n if ic a n t  15 b i ts  
in to  th e  n o n - s ig n  b it  p o s i t io n s  of a cc u m u la to r  R . The s ig n  b it  of
R g iv e s  the  s ig n  of th e  d iv id e n d ,  w h e rea s  the  s ig n  b it  of a ccu m u - 
v
la to r  R is  ig n o re d .  At th e  com ple tion  of th e  d iv is io n  p r o c e s s ,  
the  s in g le - le n g th  q u o t ie n t  is  c o n ta in e d  in  accu m u la to r  R , th e  true  
rem ainder  in  a ccu m u la to r  R . A s p e c ia l  end c o rre c t io n  p rocedure  
e n su re s  th a t  th e  rem a in d er  i s  in m agn itude  l e s s  th an  or eq u a l  to 
ha lf  th e  m agn itude  of th e  d iv is o r .  The s ig n  of the  rem a inder  is  
th e re fo re  in d e p en d e n t  of the  s ig n  of the  q u o t ie n t .  If an  im proper 
d iv is io n  is  perform ed , th a t  i s ,  the  q u o t ie n t  e x c e e d s  th e  c a p a c i ty  
of the  m a ch in e ,  th is  in s t ru c t io n  s e t s  th e  fo u r teen th  bit, of the  
In d ica to r  ( I )  r e g i s te r  eq u a l  to o n e .  If a p roper d iv is io n  is  perform ed , 
th is  in s t ru c t io n  s e t s  th e  fo u r teen th  b i t  of the  In d ic a to r  ( I )  r e g i s te r  
eq u a l  to z e ro .  Such c o n d it io n  may be s e n s e d  by a b i t  t e s t  in s t r u c ­
t io n  prior to the  e x e c u t io n  of th e  n ex t DIV in s t ru c t io n .
DIV in s tru c t io n  
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LOGICAL
1) Both m odes of a d d re s s in g  ap p ly  to th e s e  in s t r u c t io n s .
2) For e a c h  in s t ru c t io n ,  th e  s p e c i f ic a t io n  v  eq u a l  
zero*  or s e v e n  is  in te rp re te d  a s  a fa u l t  w hich  s to p s  
m ach ine  co m p u ta t io n .
3) Each in s t ru c t io n  o b ta in s  i t s  r e s u l t s  by forming a b i t -  
b y - b i t  lo g ic a l  o p e ra t io n  w ith  th e  c o n te n ts  of 
a ccu m u la to r  R and  a n o th e r  16- b i t  q u a n t i ty .
4) In s t ru c t io n s  AYA, OYA, and  XYA req u ire  no memory 
a c c e s s .  In s t ru c t io n s  AMA, OMA, XMA, and  MLD 
req u ire  one  memory a c c e s s .  In s tru c t io n  MST re q u ire s  
two memory a c c e s s e s .
The fo llow ing  two in s t ru c t io n s  perform a lo g ic a l  AND
o p e ra t io n  on two 16- b i t  q u a n t i t i e s .  A lo g ic a l  AND 
AND (•) i s  a b i t - b y - b i t  m u l t ip l ic a t io n  of two b ina ry  num bers:
0 . 0  =  0 1 . 0  =  0
0 . 1 = 0  1 . 1 = 1
AYA 24 1-6 ANDY to A ccum ulator (R n ) • Y—>»Ro 1 o v
R ep laces  th e  c o n te n ts  of a cc u m u la to r  R^ w ith  th e  lo g ic a l  AND of
the  c o n te n ts  of a cc u m u la to r  Rn and  o p e ran d  Y . P rovided  v ^  1, the1 o
c o n te n ts  of a ccu m u la to r  R^ rem ain  u n c h a n g e d .  (S ee  a p p e n d ix ) .





25 1-6 AND Memory to Accum ulator (R^) (Y J - ^ R ^
R ep laces  the  c o n ten ts  of a ccu m u la to r  R^ w ith  the  lo g ic a l  AND of 
the  c o n ten ts  of accu m u la to r  R and the  ope ran d  a t  the  memory 
lo c a t io n  s p e c if ie d  by Y ^ . The c o n ten ts  of memory lo c a t io n  Y^ r e ­
m ain u n c h an g e d .  Provided v  /  1, the  c o n te n ts  of a ccu m u la to r  R^ 
r e m a in  u n c h an g e d .  ( See a p p e n d ix ) .
The fo llow ing two in s t ru c t io n s  perform a lo g ic a l  OR 
OR o p e ra t io n  on two 1 6 -b it  q u a n t i t i e s .  A lo g ic a l  OR (v) i s
a b i t - b y - b i t  o p e ra t io n  on two b in a ry  num bers:
0 v  0 = 0 1 v  0 = 1
0 v  1 = 1 1 v 1 = 1
28 1-6 OR Yq to  A ccum ulator (R^) v R^
R ep laces  the  c o n ten ts  of accu m u la to r  R^ w ith th e  lo g ic a l  OR of the  
c o n te n ts  of accu m u la to r  R and operand  Yq . Provided v  /  l ,  the  
c o n ten ts  of accu m u la to r  R rem ain  u n ch an g e d .  (S ee  a p p e n d ix ) .
29 1-6 OR Memory to A ccum ulator (R^) v ( Y ^ J - ^ R ^
R ep laces  th e  c o n ten ts  of accu m u la to r  R^ w ith  the  lo g ic a l  OR of the
c o n te n ts  of a ccu m u la to r  R^ and the  operand  a t  the  memory lo c a t io n
s p e c if ie d  by Y . The c o n ten ts  of memory lo c a t io n  Y rem ain  u n -  
m m
c h an g e d .  Provided v /  1, th e  c o n ten ts  of accu m u la to r  R rem ain 
u n c h a n g e d .  ( See a p p e n d ix ) .
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The fo llow ing  two in s t ru c t io n s  perform a lo g ic a l  
EXCLUSIVE-OR o p e ra t io n  on two 1 6 -b i t  q u a n t i t i e s .  
EXCLUSIVE-OR A lo g ic a l  EXCLUSIVE-OR ( ©  ) i s  a b i t - b y - b i t
a d d i t io n  w ithou t 'c a r ry '  of two b ina ry  num bers:
0 © 0 = 0  1 © 0 = 1
0 0  1 = 1 1 ©  1 = 0
XYA 26 1-6 EXCLUSIVE-OR Y to  A ccum ulator ( R . ) © Y ^ - > Ro 1 o v
R ep laces  th e  c o n te n ts  of a ccu m u la to r  R^ w ith  the  lo g ic a l
EXCLUSIVE-OR of th e  c o n te n ts  of a cc u m u la to r  Rn and  o pe rand  Y .1 o
Provided  v ^  1, the  c o n te n ts  of a ccu m u la to r  R rem ain  u n c h an g e d .
( See a p p e n d i x ) .
XMA 27 1-6 EXCLUSIVE-OR Memory to  A ccum ulator ( Rn ) © ( Y  )1 m
R ep laces  th e  c o n te n ts  of a cc u m u la to r  R^ w ith  th e  b i t - b y - b i t
EXCLUSIVE-OR of th e  c o n te n ts  of a cc u m u la to r  R^ and  the  operand
a t  th e  memory lo c a t io n  s p e c i f ie d  by Y . The c o n te n ts  of memorym
lo c a t io n  Y rem ain  u n c h a n g e d .  P rovided  v ^  1, the  c o n te n ts  of m
accu m u la to r  R rem ain  u n c h a n g e d .  (S ee  a p p e n d ix ) .
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The fo llow ing  two in s t ru c t io n s  perform a lo g ic a l  
o p e ra t io n  on two 1 6 -b i t  o p e ran d s  and re p la c e s  one  
of the  o p e ran d s  by the  r e s u l ta n t  quan tity»  The o p ­
e ran d s  invo lved  are  th e  1 6 -b i t  q u a n t i t ie s  co n ta in ed
in  a cc u m u la to r  R and the  memory lo c a t io n  sp e c if ie d  v
by Y . The lo g ic a l  o p e ra t io n  is  c a l le d  MERGE, and 
m
the  r e s u l ta n t  MERGE produc t is  formed by s e le c t in g  
p o rtions  of the  two o p e ran d s  u s in g  accu m u la to r  R 
a s  a m ask  » Each b it  of the  MERGE produc t is  s e l ­
e c te d  by the  fo llow ing ru le s :
a) If a b i t  of a ccu m u la to r  R^ is  a o n e ,  the
co rre sp o n d in g  b it  v a lu e  is  s e le c te d  from
accu m u la to r  R .v
b) If a b it  of a ccu m u la to r  R^ is  a z e ro ,  the
co rre sp o n d in g  b it  v a lu e  is  s e le c te d  from
memory lo c a t io n  Y .m
The MERGE produc t may be  s ta t e d  form ally  by 
(R ) ? (R ) v (X ) - (Y )1 v 1 m
A d if fe ren t  in te rp re ta t io n  of the  in s t ru c t io n s  is  g iven  
below»
10 0 -6  MERGE and Store R ).—>  Y ). if R ). = 1v j m j 1 j
S u b s t i tu te s  p o rtions  of an  operand  in to  th e  c o n te n ts  of the  memory
lo c a t io n  s p e c if ie d  by Y u s in g  accu m u la to r  R. a s  a m ask .  W herever
accu m u la to r  R^ h a s  o n e s ,  the  co rre sp o n d in g  b i ts  of the  c o n te n ts  of
the  memory lo c a t io n  a re  r e p la c e d  by th e  c o rre sp o n d in g  b i ts  of
accu m u la to r  R . W hereve r  accu m u la to r  R, h a s  z e r o s ,  the  c o r r e s -  
v  1
ponding  b i ts  of th e  c o n te n ts  of the  memory lo c a t io n  rem ain  u n c h an g e d .
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The c o n ten ts  of a ccu m u la to r  R a r e  not m odified  by th is  i n s t r u c t io n .v
The sp e c i f ic a t io n  v eq u a l  zero is  p e rm itted ,  in w hich  c a s e  th is
in s tru c t io n  s e le c t iv e ly  c le a r s  po rtions  of Y to  z e ro .  If v bem
sp e c if ie d  a s  o n e ,  th is  in s tru c t io n  re p la c e s  th e  c o n te n ts  of memory
lo c a t io n  Y w ith  th e  lo g ic a l  OR of i ts  p rev ious  c o n ten ts  and the  
m
c o n ten ts  of accu m u la to r  R . (S ee  a p p e n d ix ).
MLD 11 1-6 MERGE and Load Y j j - ^ R ^ h  if * V j ~ °
S u b s t i tu te s  po rtions  of the  operand  a t  memory lo c a t io n  Y^ into 
accu m u la to r  R u s in g  accu m u la to r  R. a s  a m ask .  W herever accu m - 
u la to r  R h a s  z e r o s ,  the  co rrespond ing  b i ts  of accu m u la to r  R^ are  
r e p la c e d  by the  co rre spond ing  b its  of memory lo c a t io n  Y . W her­
ev er  accu m u la to r  R h a s  o n e s ,  the  co rrespond ing  b i ts  of a ccu m u ­
la to r  R rem ain  u n ch an g e d .  The co n ten ts  of the  memory lo c a t io n  
v
Y &Fe not m odified  by th is  in s t ru c t io n .  (S ee  a p p e n d ix ) ,  
m
MST and  MLD in s t ru c t io n s
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COMPARE
1) Both m odes of a d d re s s in g  ap p ly  to  th e s e  in s t r u c t io n s .
2) For e a c h  in s t ru c t io n ,  th e  s p e c i f ic a t io n  v  eq u a l  
s ev e n  i s  in te rp re te d  a s  a fa u l t  w h ich  s to p s  m ach ine  
co m p u ta t io n .
3) The CAY in s t ru c t io n  re q u ire s  no memory a c c e s s ,  the  
CAM in s t ru c t io n ,  one memory a c c e s s .
CAY 30 0 -6  Com pare A ccum ulator to  Yq
C om pares  a lg e b r a ic a l ly  two 1 6 -b i t  o p e ran d s :  th e  c o n te n ts  of a cc u m ­
u la to r  R and  operand  Y . If the  c o n ten t  of a cc u m u la to r  R is  a lg e -  v  o v
b ra ic a l ly  eq u a l  to Y , th e  n ex t  in s t ru c t io n  is  e x e c u te d .  If th e  c o n ten ts
of a cc u m u la to r  R i s  a lg e b r a ic a l ly  l e s s  th an  Y , the  n ex t  word is  s k ip p e d ,  
v o
and sequencing continues from there. If the contents of accumulator
R is  a lg e b r a ic a l ly  g re a te r  th an  Y , th e  n ex t  two w ords a re  sk ip p e d ,  
v  o
and seq u e n c in g  c o n t in u e s  from th e re .  Im portant: if  the  ex ten d ed
a d d re s s in g  mode is  u s e d ,  i . e .  b = 7 ,  con tro l  i s  t ra n s fe r re d  to one of
the three locations follow ing the second word of the instruction. The
c o n te n ts  of a cc u m u la to r  R rem ain  unchanged .v
CAM 31 0 -6  Com pare A ccum ulator to  M emory
C om pares  a lg e b r a ic a l ly  two 1 6 -b i t  o p e ran d s ;  th e  c o n te n ts  of
a cc u m u la to r  R^ and  th e  operand  a t  the  memory lo c a t io n  s p e c if ie d  by
Y . If th e  c o n te n ts  of a ccu m u la to r  R is  a lg e b r a ic a l ly  eq u a l  to 
m v
the  q u a n t i ty  in the  m em ory, the  n ex t  in s t ru c t io n  i s  e x e c u te d .  If the  
c o n te n ts  of a ccu m u la to r  R^ i s  a lg e b r a ic a l ly  l e s s  th an  the  q u a n t i ty
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in the  m emory, the  n ex t  word is  sk ip p e d ,  and  seq u en c in g  
co n t in u e s  from th e r e .  If the  c o n ten ts  of accu m u la to r  is  
a lg e b r a ic a l ly  g re a te r  th an  the  q u a n t i ty  in th e  m emory, the  
n ex t  two w ords a re  sk ip p e d ,  and  seq u en c in g  c o n t in u e s  from 
th e re .  Im portant: if b = 7 ,  con tro l i s  t ra n s fe r re d  to one of 
the  th ree  lo c a t io n s  fo llow ing  th e  seco n d  word of the  
in s t ru c t io n .
CAY and CAM in s t ru c t io n s
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SHIFT
1) Both m odes of a d d re s s in g  app ly  to th e s e  in s t ru c t io n s .
2) Each of th e s e  in s t ru c t io n s  in te rp re t  the  s p e c i f i c a ­
t ion  v eq u a l  sev e n  a s  a fa u l t  w hich  s to p s  m ach ine  
co m p u ta t io n .  The In s truc tions . RSS.Q .b,.n  and 
L S S .O .b .n  a re  e q u iv a le n t  to the  in s t r u c t io n s  
S T P -b .n  and N O R -b .n  r e s p e c t iv e ly .
3) All sh if t  co u n ts  a re  t r e a te d  modulo 32, i . e .  the  
lo w e s t  f ive  b i t  p o s i t io n s  of the  q u a n t i ty  d e te r ­
mine th e  number of sh if ts  to be perform ed .
4) Shift in s t ru c t io n s  req u ire  no a d d i t io n a l  memory 
a c c e s s .
5) Two ty p e s  of sh if ts  a re  p ro v id ed . A s ig n  sh if t
is  an  a r i th m e tic  s h i f t .  A le f t  and  r igh t s ig n  sh if t  
p p la c e s  r e s p e c t iv e ly  m u lt ip l ie s  and  d iv id e s  the  
o r ig in a l  q u a n t i ty  by 2P , w here  0 ^  p <^31 and  is  
g iv en  by the  low er f ive  b i ts  of sh if t  co u n ts  Y .
A c i rc u la r  sh if t  is  a lo g ic a l  s h i f t ,  w hich  sh if ts  
b i t s  e n d -a ro u n d  the  r e g i s t e r .
If v  is  s p e c if ie d  a s  two through s ix ,  a ccu m u la to rs
R and  R, a re  sh if te d  a s  one  d o u b le - le n g th  r e g is te r  
v 1
DOUBLE-LENGTH R R , .  A ccum ulator R c o m p rises  th e  m ost s ig n i f i -
v 1 v
c an t  half,, and  accu m u la to r  R , the  l e a s t  s ig n if ic a n t
h a lf .  Sign Shifts  ignore  the  s ig n  b it  of accu m u la to r
R^ and le a v e  i t  u n ch an g e d .
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RSS 00 2-6  Right Sign Shift
Right sh if ts  a 3 1 -b i t  operand  in  the  R R r e g is te r  the  p re ­
sc r ib ed  number of t im es  g iven  by Y . For e ac h  sh if t  th e  lo w e s t  
o rder b i t  of accu m u la to r  R is  d is c a rd e d  a s  i t  i s  sh if ted  ou t of 
the  r e g is te r .  The s ig n  b i t  of a ccu m u la to r  R^ is  ex ten d ed  a s  the  
b i ts  sh if t  r ig h t .  The l e a s t  s ig n if ic a n t  b i t  of accu m u la to r  R^ is  
sh if ted  in to  the  v a c a te d  b i t  im m edia te ly  to the  r igh t of the  s ign  
b it  of a ccu m u la to r  R . The s ig n  b it  of a ccu m u la to r  R^ is  ignored  
in th is  p ro c e s s  and  rem ains  u n ch an g ed .
LSS 01 2-6  Left Sign Shift
Left sh i f ts  a 3 1 -b i t  operand  in the  r e g is te r  the  p re sc r ib ed
number of tim es  in d ic a te d  by Y . For each  sh if t  the  h ig h e s t  o rder 
b i t  ( s ig n  b i t )  of accu m u la to r  R^ is  d is c a rd e d  a s  i t  is  sh if ted  ou t 
of the  r e g is te r .  The v a c a te d  lo w e s t  o rder b i t  of accu m u la to r  R 
is  f i l le d  w ith a z e ro .  The b it  im m edia te ly  to the  righ t of the  
s ign  b it  of a ccu m u la to r  R^ is  sh if ted  in to  th e  v a c a te d  l e a s t  s i g ­
n if ic a n t  b i t  of a ccu m u la to r  R . The s ign  b it  of accu m u la to r  Rv t
is  ignored  in th is  p ro c e s s  and  rem ains  u n c h an g e d .
RCS 02 2-6  Right C ircu la r  Shift
Right sh i f ts  a 3 2 -b i t  q u a n t i ty  in the  R Rx r e g is te r  e n d -a ro u n d  the  
p re sc r ib e d  num ber of tim es  in d ic a te d  by Y^. For e ac h  s h if t ,  the  
lo w e s t  o rder b it  of a ccu m u la to r  R^ is  sh if te d  in to  the  h ig h e s t  o rder 
b it  ( s ig n  b i t )  of accu m u la to r  R . The lo w e s t  o rder b it  of a ccu m u ­
la to r  R^ is  sh if ted  in to  the  h ig h e s t  o rder b i t  ( s ig n  b i t )  of accu m u ­
la to r  R . The la r g e s t  p ra c t ic a l  sh if t  16. in te rc h a n g e s  the  c o n ten ts  
v
of accu m u la to rs  R and  R .v 1
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LC S 03 2-6  Left C irc u la r  Shift
Left s h i f t s  a 3 2- b i t  q u a n t i ty  in th e  R^R^ r e g is te r  e n d -a ro u n d  the  
p re s c r ib e d  num ber of t im es  in d ic a te d  by Y ^0 For e a c h  s h i f t ,  the  
h ig h e s t  o rder  Bit ( s ig n  b i t )  of a ccu m u la to r  is  sh i f te d  in to  the
v a c a te d  l e a s t  s ig n i f ic a n t  b i t  of a cc u m u la to r  . The h ig h e s t  o rder
b it  ( s ig n  b i t )  of a c c u m u la to r  R^ i s  s h i f te d  in to  th e  v a c a te d  l e a s t  
s ig n i f ic a n t  b i t  of a cc u m u la to r  R . The la r g e s t  p r a c t ic a l  sh ift ,  16, 
in te rc h a n g e s  the  c o n te n ts  of a cc u m u la to rs  R^ and  R^
If v is  s p e c i f ie d  a s  one  or zero  for th e  RCS (02) and
SINGLE-LENGTH LCS (03) in s t r u c t io n s ,  or a s  one for th e  RSS (00) and
LSS (01) in s t r u c t io n s ,  a c c u m u la to r  R^ is  sh i f te d  a lo n e .
RSS 00 1 Right Sign Shift
Right s h i f t s  a 1 6 -b i t  ope ran d  in  a c c u m u la to r  R^ th e  p re s c r ib e d  
num ber of t im es  g iv en  by Y . For e ac h  s h if t  th e  lo w e s t  o rder b i t  
of a cc u m u la to r  R^ i s  d is c a rd e d  a s  i t  i s  sh i f te d  ou t of th e  r e g is te r  
and  th e  s ig n  b it  e x te n d e d .  The la r g e s t  p r a c t ic a l  s h if t  count/ 15/ r e ­
s u l t s  in  ev ery  b i t  of a c c u m u la to r  R eq u a l  to  th e  o r ig in a l  s ig n  b i t .
LSS 01 1 Left Sign Shift
Left s h i f t s  a 1 6 -b i t  ope ran d  in  a cc u m u la to r  R^ th e  p re s c r ib e d  
num ber of t im es  g iv en  by Y^. For e a c h  s h if t  th e  h ig h e s t  o rder  b it  
( s ig n  b i t )  of a c c u m u la to r  R^ is  d is c a rd e d  a s  i t  i s  sh i f te d  ou t of 
th e  r e g i s t e r  and  th e  v a c a te d  lo w e s t  o rder  b i t  f i l le d  w ith  a z e ro .
The in s t ru c t io n  L S S . l . b . n  perform s th e  sam e  o p e ra t io n  a s  in s t r u c ­
tio n  L C S .O .b .n .  The l a r g e s t  p r a c t ic a l  sh if t ,  15 ,m oves the  lo w e s t  
o rd e r  b i t  to  the  s ig n  b i t  p o s i t io n ,  the  rem a in ing  b i ts  of a ccu m u ­
la to r  R f i l le d  w ith  " 0 " .
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RCS. v.b.n for v=2,3,4,5,6
LCS. v. b.n for v = 2,3,4,5,6
I/x/x___
LCS. l.b.n
This bit  
discarded
. . . 14 15 0 1 . . .
Rv R,


















0 1 . . .  1415
R.
RSS. 1. b.n
14 15 0 1 . . .  14 15
Rv R i
LSS. v.b.n for v = 2,3,4,5,6
0 1 . . . 14 15
LSS. l.b.n
Com parison of shift instructions.
RCS 02 0 Right C irc u la r  Shift
Right s h i f ts  the  1 6 -b i t  q u a n t i ty  in  a cc u m u la to r  Rl  th e  p re sc r ib e d
number of t im es  g iv en  by Y . For e a c h  s h if t  th e  h ig h e s t  o rder b it
of a cc u m u la to r  R^ is  re p la c e d  by a zero  and  th e  lo w e s t  o rder b i t
d is c a rd e d  a s  i t  i s  sh if te d  ou t of th e  r e g i s t e r .  The la r g e s t  p ra c t ic a l
- ; j
sh if t  15 m oves the  s ig n  b it  to  the  lo w e s t  o rder b i t  p o s i t io n ,  the
rem ain ing  b i ts  of a cc u m u la to r  R^ eq u a l  to z e ro ,  A sh if t  count 
ex ce e d in g  15 r e s u l t s  in the  c o n te n ts  of a cc u m u la to r  R s e t  id e n t i ­
c a l ly  to z e ro .
RCS 02 1 Right C irc u la r  Shift
Right sh i f ts  a 1 6 -b i t  q u a n t i ty  in  a ccu m u la to r  R en d -a ro u n d  the  
p re s c r ib e d  num ber of t im es  g iv en  by Y . For e a c h  s h if t  the  
lo w e s t  o rder b it  of a cc u m u la to r  R is  sh if te d  in to  th e  h ig h e s t  order 
b it  ( s ig n  b i t )  of a ccu m u la to r  R . The la r g e s t  p ra c t ic a l  s h i f t y ,  
in te rc h a n g e s  the  h ig h e r  o rder b i t  p o s i t io n s  (0 -7  ) of a ccu m u la to r  R^ 
w ith  th e  low er o rder b i t  p o s i t io n s  ( 8 - 1 5 ) .
LCS 03 0 Left C irc u la r  Shift
Left sh i f ts  th e  1 6 -b i t  q u a n t i ty  in  a cc u m u la to r  R the  p re sc r ib e d  
num ber of t im es  g iv en  by Y . For e a c h  sh if t  th e  lo w e s t  o rder b i t  
of a ccu m u la to r  R^ i s  r e p la c e d  by a zero  and  th e  h ig h e s t  o rder b it  
d is c a rd e d  a s  i t  i s  sh if te d  ou t of th e  r e g i s t e r .  The in s t ru c t io n  
L C S .O .b .n  perform s th e  sam e o p e ra t io n  a s  th e  in s t ru c t io n  L S S . l . b . n .  
The la r g e s t  p ra c t ic a l  sh i f t  15 m oves th e  lo w e s t  o rder b i t  to th e  s ig n  
b it  p o s i t io n ,  the  rem ain ing  b i ts  of a ccu m u la to r  R eq u a l  to  z e ro .  A 
sh if t  coun t ex ce e d in g  15 r e s u l t s  in  a ccu m u la to r  R s e t  id e n t ic a l ly  
z e ro .
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LC S  03 1 Left C ircular Shift
Left shifts a 16-bit quantity in accumulator end-around the 
prescribed number of times given by Y . For each shift the 
highest order bit (s ign  bit) of accumulator is  shifted into the 
lowest order bit of accumulator R^. The largest practical shift,
8/interchanges the higher order bit positions (0 -7 )  of accumulator 




1) The no rm alize  and  s top  in s t ru c t io n s  e ac h  c o n s i s t  
of one  1 6 -b it  w ord . Normal and  e x ten d ed  a d d r e s s ­
ing m odes do not a p p ly .
2) The v - te rm  and f - te rm  jo in t ly  d e f in e  the  in s t ru c t io n .  
W henever  the  mnem onic r e p re s e n ta t io n s  for th e s e  
in s t ru c t io n s  a re  u s e d ,  th e  v - te rm  m ust be  re p la c e d  
by a d a sh  ( -  ) .
3) T hese  in s t ru c t io n s  req u ire  no memory a c c e s s .  The 
NOR in s t ru c t io n  in te rp re ts  b = 7 a s  a fa u lt  w hich  
s to p s  m ach ine  co m p u ta t io n .  In s t ru c t io n s  STP and 
NOR are  e q u iv a le n t  r e s p e c t iv e ly  to in s t ru c t io n s  
RSS and  LSS w ith  b s p e c if ie d  a s  z e ro .
4) The n o rm alized  in s t ru c t io n  c o n d i t io n a l ly  s c a l e s  a 
d o u b le - le n g th  q u a n t i ty .  A p o s i t iv e  f rac t io n  is  s a id  
to be  no rm a lized  if  g re a te r  th an  or eq u a l  to o n e - h a l f ,  
i . e .  if th e  b i t  im m ed ia te ly  to the  r ig h t of a zero  s ig n  
b it  i s  a " 1 " .  A n e g a t iv e  f rac t io n  is  s a id  to be norm­
a l iz e d  if l e s s  than  m inus o n e - h a l f ,  i . e .  if th e  b i t  
im m ed ia te ly  to r ig h t of the  s ig n  b it  ( e q u a l  to o n e )  is  
a " 0 " .
STP- 00 0 Stop
U n co n d it io n a l ly  s to p s  com puter  o p e ra t io n .
NOR- 01 0 N orm alize
This in s t ru c t io n  c o n d i t io n a l ly  n o rm a lize s  a 3 1 -b i t  o p e ra n d .  The 
3 1 -b i t  ope ran d  in v o lv ed  is  th e  d o u b le - le n g th  o p e ran d  c o n ta in e d  in 
the  r e 9 i s te r  a ^d is  t r e a te d  a s  a f rac t io n  w ith  th e  b ina ry  po in t
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im m edia te ly  to the  righ t of the  le f t  m ost b it  ( s ig n  b i t ) ,  This 
in s t ru c t io n  forms a no rm alized  3 1 -b i t  q u an t i ty  prov ided  the  number 
of sh i f ts  requ ired  to do so  is  l e s s  th a n  or equa l to  b a s e  a d d re s s  n„
The d o u b le - le n g th  operand  is  le f t  s ig n  sh if te d  m t im e s ,  m = 0, 1, 
2 , . . . u n ti l  one  of the  fo llow ing co n d it io n s  is  s a t i s f i e d  „ 
e i th e r  a) the  re 9 i s t e r  is  no rm alized
or b) the  number of e x ec u te d  le f t  s ig n  sh i f ts  m = 
b a s e  a d d re s s  n 0
In e i th e r  c a s e ,  the  number of e x ec u te d  le f t  sh if ts  m is  en te red  in to
accu m u la to r  R. , p rov ided  b not equal zero  (o r  s e v e n ) .  In such  b
c a s e ,  accu m u la to r  R. ik  c le a re d  f i r s t  and  the  number of sh if ts  is
b r
th en  e n te red  in to  the  c le a re d  accu m u la to r  R^ a s  a 1 6 -b it  p o s i t iv e  
q u a n t i ty .  If b equa l z e ro ,  the  number of ex ec u te d  le f t  sh i f ts  is
d is c a rd e d .
NOR in s tru c t io n
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JUMP
1) Both m odes of a d d re s s in g  ap p ly  to  t h e s e  in s t r u c t io n s .
2) For th e s e  in s t r u c t io n s ,  th e  v - te rm  in d ic a te s  th e  type  
of jump to  be m ad e . In s t ru c t io n s  1 2 . 6 . b . n  and
1 2 . 7 . b . n  a re  no t u s e d  and  a re  e a c h  in te rp re te d  a s  
a fa u l t  w hich  s to p s  m ach in es  co m p u ta t io n .  W henever  
th e  mnem onic r e p re s e n ta t io n s  for th e s e  in s t ru c t io n s  
a re  u s e d ,  the  v - te rm  m ust be  re p la c e d  by a d a sh  
( - ) .
3) In s t ru c t io n s  JPD, JRF, and  JRB req u ire  no memory 
a c c e s s .  In s t ru c t io n s  JPI and  JLD req u ire  one  memory 
a c c e s s ,  in s t ru c t io n  JLI„ two memory a c c e s s e s .
JPD- 12 0 Jump D irec t
U n co n d it io n a lly  t r a n s fe r s  co n tro l  to memory a d d re s s
JPI- 12 1 Jump In d irec t
U n co n d it io n a lly  t r a n s fe r s  con tro l  to  th e  memory a d d re s s  g iv en  by the  
c o n te n ts  of memory lo c a t io n  Y .
JRF- 12 2 Jump R e la t iv e ly  Forward
U n co n d it io n a lly  t r a n s fe r s  con tro l  to the  memory a d d re s s  g iv en  by the  
sum of a d d re s s  Y and  th e  program a d d re s s  of th is  in s t ru c t io n .
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JRB- 12 3 Jump Relatively Back
Unconditionally transfers control to the memory address given by
subtracting address Y from the program address of thism
instruction.
JPD, JPI, JRF, and JRB 
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The fo llow ing  two in s t ru c t io n s  p rov ide  s tan d a rd  
e n tr ie s  to a c lo s e d  su b ro u tin e .  The s t ru c tu re  of 
such  c lo se d  su b ro u tin e s  is  a s  fo llow s: th e  f i r s t  
word of the  sub rou tine  s p e c i f ie s  the  link  (re tu rn  
a d d r e s s ) ;  the  seco n d  word of th e  su b ro u tin e  c o n ­
ta in s  the  f i r s t  in s t ru c t io n  of th a t  su b ro u tin e  to be 
e x e c u te d .  For the  JLD in s t ru c t io n ,  the  f i r s t  word
of the  su b ro u tin e  is  s p e c i f ie d  by Y . For the  JLIm
in s t ru c t io n ,  the  f i r s t  word of su b ro u tin e  is  g iven
by th e  c o n ten ts  of memory lo c a t io n  Y .m
JLD- 12 4 Jump Link D irec t
This in s t ru c t io n  p ro v id es  an  en try  to a c lo s e d  su b ro u tin e  a t  lo c a ­
tion  Y . JLD c o n s i s t s  of two p a r t s .  F i r s t ,  th e  program a d d re s s  of m
the  nex t in s t ru c t io n  norm ally  to be e x e c u te d  in th e  m ain s e q u e n c e
is  s to red  a t  the  f i r s t  word of the  su b ro u t in e ,  th e  a d d re s s  of w hich
is  eq u a l  to Y . S econd ly  an u n c o n d it io n a l  jump is  made to the  m t
se c o n d  word of the  su b ro u t in e ,  the  a d d re s s  of w hich  is  num eri­
c a l ly  eq u a l  to one  g re a te r  th an  Y .m
JLI- 12 5 Jump Link In d irec t
This in s t ru c t io n  p ro v id es  an  en try  to a c lo s e d  su b ro u tin e  a t  the
a d d re s s  g iv en  by the  c o n ten ts  of memory lo c a t io n  Y . JLI c o n s i s t sm
of two p a r t s .  F i r s t ,  the  program a d d re s s  of the  nex t in s t ru c t io n
w hich  would norm ally  be e x e c u te d  in the  m ain s e q u e n c e  is  s to red  a t
th e  f i r s t  word of th e  s u b ro u t in e ,  w here  the  a d d re s s  of the  f i r s t  word
of the  su b ro u tin e  is  g iv en  by th e  c o n te n ts  of memory lo c a t io n  Y .m
S econd ly , an u n c o n d it io n a l  jump is  m ade to the  seco n d  word of the
s u b ro u t in e ,  th e  a d d re s s  of w hich  is  n u m erica l ly  eq u a l  to one  g re a te r





JLD and JLI in s t ru c t io n s
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EXECUTE
1) Both m odes of a d d re s s in g  ap p ly  to th is  in s t ru c t io n .
2) This in s t ru c t io n  re q u ire s  no memory a c c e s s  and  
in te rp re ts  th e  fo llow ing  s p e c i f ic a t io n s  a s  fa u l ts  
w hich  s to p  m ach ine  com puta tion :
a) v eq u a l  zero or s e v e n
b) b eq u a l  zero
c) b eq u a l  s e v e n ,  n eq u a l  zero
d) b e q u a l  s e v e n ,  n g re a te r  th an  s ix
MEX 13 1-6  M odify  an d  E xecu te
C o n s is t s  of two s t e p s .  F irs t^ the  c o n te n t  of an  a c c u m u la to r  is  
m o d if ied .  P rov ided  the  e x te n d e d  a d d re s s in g  mode is  u s e d ,  the  
e f fe c t iv e  program a d d re s s  is  a d v a n c e d  by o n e .  S eco n d ly ,  the
c o n te n ts  of a c c u m u la to r  R is  e x e c u te d  a s  an  in s t ru c t io n .v
Step One:
Normal A dd ress in g  M ode: The c o n te n ts  of a cc u m u la to r
is  r e p la c e d  by Y , w h ich  in th is  c a s e  is  the  sum of the  o
c o n te n ts  of a ccu m u la to r  R. prior to  th e  e x e c u t io n  of theb
MEX (13) in s t ru c t io n  and  b a s e  a d d re s s  n .  The a d d i t io n  is  
perform ed a s  if  n w ere  a 16- b i t  q u a n t i ty  w here  the  h ig h e r  
o rder b i ts  (0 th rough  10) w ere  z e r o s .  The e f fe c t iv e  
program a d d re s s  is  no t a l t e r e d .
Extended  A d d ress in g  M ode: The c o n te n ts  of a cc u m u la to r  R,,n
a re  r e p la c e d  by Y , w h ich  in th is  c a s e  is  th e  sum of th e  o
c o n te n ts  of a c c u m u la to r  R prio r to th e  e x e c u t io n  of then
MEX in s t ru c t io n  and  th e  c o n te n ts  of th e  n e x t  word in th e  
m em ory. The e f fe c t iv e  program a d d re s s  is  a d v a n c e d  by o n e .
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S tep  T w o :
After Step One is  completed, the content of accumulator 
is  executed as an instruction occupying that memory 
location given by the effective program address.
Note: It is  to be emphasized that if the programmer w ishes
only to execute the contents of R , he must add zero to one of
v
the accumulators R. through Rc .1 D
MEX in s t ru c t io n  
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BIT.
1) Each instruction con sists of one 16-bit word. Nor­
mal and extended addressing modes do not apply
to these instructions.
2) The v-term and f-term jointly define the specific 
bit instruction. Whenever the mnemonic represent­
ations for these instructions are used, the v-term 
must be replaced by a dash ( -  ).
3) Bit instructions require no memory access.
4) Bit instructions set or test the value of the nth bit 
of the contents of a register, where G ^  n ^  15 and 
the bit index increases from left to right. The 
register involved is  designated by the b-term:
If 1 ^  b ^  6, the designated register is  the 
corresponding accumulator R^.
If b = 7, the designated register is  the Indicator 
register I ( See chapter 4).
Specifications b = 0 and n >  15 are interpreted
) machine computation.
6 of accumulator to " 0 " .  
unchanged.
as faults which sto{
SBZ- 15 2 Set Bit Zero
Unconditionally sets the nth bit 1 <  b <  
The remaining bits of accumulator R^ are
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SBN- 15 3 Set Bit N on-Z ero  1 ^  b ^  6
U n co n d itio n a lly  s e ts  th e  n th  b i t  of a ccu m u la to r R^ to  a " 1 " ,  
The rem ain ing  b its  of accu m u la to r a re  u n c h an g e d .
TBZ- 15 4 T es t Bit fo r Zero 1 ^  b ^  6
T e s ts  th e  n th  b it  of accu m u la to r R^ fo r th e  p re se n c e  of a " 0 " .
If th e  n th  b it of th e  d e s ig n a te d  accu m u la to r is  " 0 " ,  th e  n ex t
'n •
word is  s k ip p e d , and  seq u e n c in g  c o n tin u e s .
If th e  n th  b it o f th e  d e s ig n a te d  accu m u la to r is  "1" , th e  n ex t 
in s tru c tio n  is  ta k e n .
TBN- 15 5 T e s t Bit fo r N on-Z ero  1 ^  b ^  6
T e s ts  th e  n th  b it o f a cc u m u la to r R^ fo r th e  p re se n c e  of a " 1 " .
If th e  n th  b it of th e  d e s ig n a te d  accu m u la to r is  " 1 " ,  th e  n ex t 
word is  sk ip p e d , and  seq u e n c in g  c o n tin u e s .
If th e  n th  b it of th e  d e s ig n a te d  accu m u la to r is  "0" , th e  n ex t 
in s tru c tio n  i s  ta k e n .
SSZ- 15 6 Skip o r Set Zero 1 ^  b ^  6
T e s ts  th e  n th  b it of accu m u la to r R^ for th e  p re se n c e  of a " 0 " .
If th e  n th  b it of th e  d e s ig n a te d  accu m u la to r is  "0" th e  n ex t 
word is  sk ip p e d , and  seq u e n c in g  c o n tin u e s .
If th e  n th  b it of th e  d e s ig n a te d  accu m u la to r is  " 1 " ,  th e  b it is  
s e t  to  "0" an d  th e  n ex t in s tru c tio n  is  ta k e n .
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SSN- 15 7 Skip o r Set N on-Z ero  1 ^  b 6
T e s ts  th e  n th  b it  of a cc u m u la to r fo r th e  p re s e n c e  o f a " 1 " .
If th e  n th  b it  of th e  d e s ig n a te d  acc u m u la to r is  " 1 " ,  th e  n e x t word 
is  sk ip p e d , and  se q u e n c in g  co n tin ú e se
If th e  n th  b it of th e  d e s ig n a te d  accu m u la to r is  " 0 " ,  th e  b it  is  s e t  
to  "1" and  th e  n e x t in s tru c tio n  is  ta k e n .





Inpu t and ou tp u t o p e ra tio n s  a re  e ffe c te d  by th e  e x ec u tio n  of in s tru c tio n s  
INP and  OUT and in v o lv e  th e  tra n sm is s io n  of d a ta  b e tw een  an  accu m u la to r 
and  an e x te rn a l medium in  th e  form of a 16- b i t  q u a n t i ty . Up to  16 inpu t 
and  16 o u tp u t in d ep en d en tly  o p e ra tin g  d e v ic e s  may be co n n ec te d  to  th e  
com puter a t  one tim e and  a re  a s s ig n e d  ch an n e l num bers 0 th rough  15. Two 
c h a n n e ls ,  0 and  1, a re  re se rv e d  for c o n so le  equipm ent:
Inpu t O utput
C h an n e l 0: C o n so le  P ap er-T ap e  R eader C o n so le  P ap er-T ap e  Punch
C h an n e l #  1: O n - L i n e  F l e x o w r i t e r
In s tru c tio n s  INP and  OUT s e le c t  an e x te rn a l ch an n e l 0 th rough 15 and 
sp e c ify  w hich accu m u la to r R (1 ^  j ><J 6) is  to  be in v o lv ed  in  th e  d a ta  
tr a n s fe r .
The com puter com m unicates  w ith  th e  e x te rn a l equ ipm ent v ia  th e  In p u t-  
O utpu t C ontro l ( I O C ) .  The in fo rm ation  lin e s  a t  th e  in p u t (o r o u tp u t)  
s id e  of th e  d e s ig n a te d  c h an n e l a re  c o n n ec ted  by IOC d ire c tly  to  th e  inpu t 
(o r  o u tp u t)  s id e  of th e  ADDER.* A s ig n a l is  s e n t to  th e  p e rip h e ra l d e v ice  
a t th e  d e s ig n a te d  ch an n e l re q u e s tin g  a d a ta  t ra n s fe r .  The d e v ic e  re sp o n d s  
in  one o f tw o w a y s . If th e  d e v ic e  is  im m ed ia te ly  c a p a b le  of tran sm ittin g  
or re c e iv in g  d a ta ,  a p ro c e ss  rep ly  is  g e n e ra te d ,a n d  a d a ta  tra n s fe r  o c c u rs .  
I f ,  h o w ev er, th e  d e v ice  is  c u rren tly  en g ag ed  in  an  in p u t o r ou tp u t o p e ra ­
tio n , a b u sy  rep ly  is  g e n e ra te d ,a n d  a d a ta  tra n s fe r  d o es  no t o c c u r .
If a d a ta  tra n s fe r  o c c u r s , th e  n ex t program  word is  sk ip p ed  and seq u en c in g  
c o n tin u e s  from th e re . If, h o w ev er, a d a ta  tra n s fe r  d o es  no t o c c u r , in s tru c ­
tio n  seq u en c in g  c o n tin u e s  a t  th e  n ex t program  w ord .
* See Page 2 -4 .
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INSTRUCTIONS
1) For v a lu e s  o f b b e tw een  one and  s ix ,  in s tru c tio n s  INP and  OUT 
co m prise  one program  w ord . W hen b = 7, th e  OUT in s tru c tio n  
o c c u p ie s  two c o n se c u tiv e  program  w o rd s .
V alues of n g re a te r  th an  15 and b = 0 a re  in te rp re te d  a s  fa u lts  
and  s to p  m ach ine  co m p u ta tio n . The INP in s tru c tio n  tre a ts  
b = 7 a s  a fa u lt  w hich  lik e w ise  s to p s  m ach ine  co m p u ta tio n .
2) The f- te rm  and  v -te rm  jo in tly  d e fin e  th e  in s tru c t io n . W henever 
th e  m nem onic re p re se n ta tio n  (INP or OUT) is  u s e d ,  th e  v p o s itio n  
m ust be re p la c e d  by a d a sh  ( -  ) .
f v
INP 15 0 Inpu t to  A ccum ulator 1 ^  b ^  6
C o n d itio n a lly  e n te rs  a 16- b i t  q u a n tity  in to  accu m u la to r R. from th e
b
in p u t c h an n e l d e s ig n a te d  by b a se  a d d re ss  n ( 0 ^  n ^  1 5 ) .
P rov ided  in fo rm ation  is  a v a ila b le  from th e  p e rip h e ra l d e v ice  c o n n e c t­
ed  to  ch an n e l n , a cc u m u la to r R^ is  c le a re d ,  and  th e  16- b i t  q u a n ti­
ty  is  e n te red  in to  th e  c le a re d  accu m u la to r R. . The n ex t word in  th eb
memory is  th en  sk ip p e d , and  seq u e n c in g  c o n tin u e s  from th e re .
P rov ided  no in fo rm ation  is  a v a ila b le  from c h an n e l n , no o p e ra tio n
is  perform ed and  th e  n ex t in s tru c tio n  is  ta k e n .
f v
OUT 15 1 O utput to  A ccum ulator 1 ^  b ^  6
C o n d itio n a lly  tra n sm its  th e  c o n te n ts  of a ccu m u la to r R, to  theb
o u tp u t c h an n e l d e s ig n a te d  by b a se  a d d re s s  n .
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Provided  th e  p e rip h e ra l d ev ice  c o n n ec te d  to  ch an n e l n is  c ap a b le
of re c e iv in g  in fo rm atio n , th e  c o n te n ts  of a ccu m u la to r R, a re  t r a n s -
b
m itted  to  th e  d e s ig n a te d  c h an n e l a s  a 1 6 -b it q u a n tity . The nex t 
word in  th e  memory is  th en  sk ip p e d , and  seq u en c in g  c o n tin u e s  
from th e re .
If in fo rm ation  can n o t be re c e iv e d , no o p e ra tio n  is  perfo rm ed ,and  
th e  n ex t in s tru c tio n  is  ta k e n .
f v
OUT'- 15 1 O utput N ext W ord b - 7
C o n d itio n a lly  tra n sm its  th e  c o n ten ts  of the  n ex t program  word to 
th e  ou tp u t ch an n e l d e s ig n a te d  by b a se  a d d re ss  n .
The sym bol P d e n o te s  th e  program  a d d re ss  of th is  in s tru c t io n . 
P rovided  in fo rm ation  is  c a p a b le  of being  re c e iv e d  by th e  p e rip h e ra l 
d e v ice  c o n n ec te d  to  ch an n e l n , th e  c o n ten t of lo c a tio n  P + 1 is  
tra n sm itte d  to  th e  d e s ig n a te d  ch an n e l a s  a 1 6 -b it q u a n tity . 
S equencing  th en  co n tin u e s  from lo c a tio n  P + 3.
If in fo rm ation  can n o t be re c e iv e d , no o p e ra tio n  is  perfo rm ed ,and  
seq u en c in g  co n tin u e s  from lo c a tio n  P + 2 .
N ote: To prom ote e ff ic ie n t u se  of th e  co m p u te r, th e  program m er 
is  en co u rag ed  to  m axim ize th e  tim e b e tw een  c o n se c u tiv e  in p u t-  
o u tpu t re q u e s ts  to a g iv en  d e v ic e . For ex am p le , th e  ex ec u tio n  of 
in s tru c tio n  OUT- in v o lv in g  a tra n s fe r  of d a ta  to  th e  punch  req u ire s  
le s s  th an  10 m ic ro se c o n d s . A su b se q u e n t o u tpu t to  the  punch c a n ­
no t o ccu r before  a fu ll 9 .1  m illise c o n d s  h a s  e la p s e d . H ence th e  
program  may perform  c a lc u la tio n s  for over 9 , 0 0 0  m ic ro seco n d s  
( ^  1,000 in s tru c t io n s )  w ithou t s low ing  th e  o u tp u t p ro c e d u re .
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CONSOLE EQUIPMENT
Three in p u t-o u tp u t d e v ic e s  se rv e  a s  c o n so le  equ ipm ent fo r the; co m p u te r.
An E llio tt ta p e  re a d e r  and  a T e le ty p e  punch  a re  c o n n ec te d  to  c h an n e l #  0 
and  p rov ide  h igh  sp ee d  p a p e r ta p e  in p u t and  o u tp u t. A m odified  F lex o w rite r 
is  co n n ec te d  to  c h an n e l #  1 and  m ay be u se d  a s  a keyboard  in p u t d e v ice  
o r a s  a d e v ice  for p roducing  p rin ted  copy  o u tp u t.
D ata is  tra n sm itte d  b e tw een  th e  re a d e r  o r punch  and  th e  com puter in  the  
form of e ig h t-b i t  c h a r a c te r s .  An e ig h t-b i t  c h a ra c te r  a s  s to re d  in  th e  
com puter o c c u p ie s  th e  low er e ig h t-b i t  p o s it io n s  (8 th rough  15) of a 1 6 -b it T 
w ord .
' : •' ; .. •1 / t ■: l .* • ’»’ » : / • *
An e ig h t-b i t  c h a ra c te r  a s  s to re d  on p ap e r ta p e  is  one  fram e a c ro s s  th e  
w id th  of th e  ta p e .  S procket or fe e d  h o le s  g e n e ra te  s ig n a ls  to  co n tro l th e  
read in g  of th e  ta p e .  E ight le v e ls  a re  num bered 1 th rough  8 s ta r tin g  a t  th e  
sp ro c k e t ho le  s id e .  A pun ch ed  le v e l re p re se n ts  th e  b it  v a lu e  "1" ? an  
u npunched  le v e l re p re se n ts  th e  b it  v a lu e  " 0 " .  F igure  4-1  show s th e  b it 
c o rre sp o n d e n c e  b e tw een  th e  in te rn a l an d  e x te rn a l s to ra g e  of an  8 -b it 
c h a ra c te r .
For input, bits are“0"
For output, bits are ignored
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PAPER TAPE READER
The p a p e r ta p e  re a d e r , c o n n ec te d  to  th e  in p u t s id e  of ch an n e l #  0 , in p u ts  
c h a ra c te rs  s to re d  on p ap e r ta p e .  The re a d e r  o p e ra te s  a t  a rraxim um  ra te  
of 1000 c h a ra c te rs  p e r s e c o n d , i . e .  the  minimum tim e in te rv a l b e tw een  
s u c c e s s iv e  c h a ra c te rs  read  from p ap e r ta p e  is  1 m illis e c o n d . A s e le c to r  
sw itch  a d ja c e n t to  th e  re a d e r  w ith  th re e  p o s i t io n s  JL  _Zj  and  JL  d e te rm in es  
w h e th er le v e ls  1 th rough  5 , 1 though  7 , o r a l l  8 le v e ls  a re  to  be re a d .
A c h a ra c te r  is  re ad  from ta p e  and  e n te red  in to  an  e ig h t-b i t  in p u t buffer 
r e g is te r  a t  ch an n e l # 0 .  If bu t 5 or 7 le v e ls  a re  re a d , th e  d is re g a rd ed  
le v e ls  a re  a s s ig n e d  b it v a lu e  " 0 " .  In s tru c tio n  1 5 . 0 . b.O (1 b ^  6 ) 
e x tra c ts  the  c h a ra c te r  from th e  f i l le d  buffer r e g is te r  and  e n te rs  i t  in to  th e  
low er b it p o s it io n s  8 th rough  15 of th e  bth  a cc u m u la to r, th e  rem ain ing  b it 
p o s it io n s  s e t  to  " 0 " .  The re a d e r  th en  p ro ceed s  to in p u t a n o th e r c h a ra c te r  
from th e  p ap e r ta p e  in to  th e  b u ffe r.
PAPER TAPE PUNCH
The p ap e r ta p e  p u n c h , c o n n ec te d  to  th e  o u tp u t s id e  of ch an n e l # 0 ,  p re ­
p a re s  p ap er ta p e  o u tp u t. The punch o p e ra te s  a t a maximum ra te  of 110 
c h a ra c te rs  p e r s e c o n d , i . e .  th e  minimum tim e in te rv a l b e tw een  s u c c e s s iv e  
c h a ra c te rs  p unched  onto  p a p e r ta p e  is  9 .1  m ill is e c o n d s . E ight le v e ls  a re  
a lw ay s  p u n ch ed .
In s tru c tio n  1 5 . 1 . b.O tra n sm its  b it  p o s itio n s  8 th rough  15 of th e  c o n ten ts  
o f th e  b th  accu m u la to r (co rre sp o n d in g  to  le v e ls  8 th rough  1 on p ap er ta p e )  
to  th e  punch  v ia  an  e ig h t-b i t  o u tpu t buffer r e g is te r  a t ch an n e l i t  0 . W her­
ev e r a b it  is  a " 1 " ,  th e  co rresp o n d in g  ta p e  le v e l is  p u n c h ed . W herever 
a b it is  a "0" , th e  co rre sp o n d in g  ta p e  le v e l is  no t p u n ch ed .
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FLEXOWRITER
The c o n so le  F lex o w rite r is  m odified  for o n - l in e  p u rp o se s  by th e  ad d itio n  
of an  O n-L ine Sw itch  and  a s s o c ia te d  c irc u itry . This O n-L ine  sw itch  is  
s e t  to  one  o f th re e  p o s i t io n s ,  'T ra n sm it ',  'R e c e iv e ',  and  'Of f ' ,  to  e s ta b l is h  
th e  m ode of com m unication  w ith  th e  com p u te r. P o s itio n  'T ran sm it' is  s e l ­
e c te d  for d ire c t  keyboard  in p u t o f d a ta  to  th e  co m p u te r. P o s itio n  'R ece iv e '1 
is  s e le c te d  for p rin ted  copy o u tp u t from th e  co m p u te r. P o s itio n  'O ff' tu rn s  
o ff th e  com m unication  w ith  th e  com pu ter.
To e ac h  ty p e w rite r  c h a ra c te r  or fu n c tio n  th e re  c o rre sp o n d s  a un iq u e  com ­
b in a tio n  of 6 b its  or c o d e s . A ta b le  of F lex o w rite r co d es  is  g iv en  in  the  
a p p e n d ix . All in fo rm ation  tra n s fe rre d  b e tw een  the  F lex o w rite r and  th e  
com puter a re  6 -b it  q u a n tit ie s  re p re se n tin g  F lex o w rite r c o d e s .
Inpu t •■'!
The 'T ran sm it' p o s itio n  of th e  O n-L ine sw itch  is  s e le c te d .  A g reen  s ig n a l 
lig h t ( la b e le d  ' C ' )  on th e  F lex o w rite r p an e l te l l s  th e  o p e ra to r w hen a k e y ­
board  en try  may be m ad e .
S trik ing  a c h a ra c te r  key  g e n e ra te s  a c h a ra c te r  code w hich  is  e n te red  in to  
a 6 -b it  bu ffer r e g is te r .  In s tru c tio n  1 5 . 0 . b . l  e x tra c ts  th e  c h a ra c te r  code 
from th e  buffer re g is te r  and  e n te rs  th e  code in to  b it p o s itio n s  10 th rough  
15 of th e  b th  accu m u la to r w ith  th e  rem ain ing  b it p o s itio n s  s e t  to  " 0 " .
If in s tru c tio n  1 5 . 0 . b . l  is  no t e x e c u te d  im m ed ia te ly  fo llow ing  th e  en try  of 
th e  c h a ra c te r  code in to  th e  buffer r e g is te r ,  th e  g reen  s ig n a l l ig h t on th e  
p an e l of th e  F lex o w rite r is  tu rn ed  off .  S im u ltan e o u s ly , a keyboard  in te r lo c k  
is  a c t iv a te d  to  p rev en t th e  o p e ra to r from ov erw ritin g  th e  c h a ra c te r  in  th e  
b u ffer r e g is te r .  W henever a c h a ra c te r  is  tra n sm itte d  from th e  bu ffer r e g is te r  
to  th e  co m p u te r, th e  s ig n a l lig h t is  tu rned  o n , and  th e  in te rlo c k in g  m ech ­
an ism  is  d is e n g a g e d .
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O utpu t .
The 'R e c e iv e ' p o s it io n  of th e  O n-L ine  sw itch  is  s e le c te d .  In s tru c tio n  
1 5 . 1 . b . l  tra n sm its  b it p o s it io n s  10 th rough  15 of th e  b th  accu m u la to r 
to  a b u ffer r e g is te r  co n n ec te d  to  th e  F lex o w rite r. The 6 b its  a re  s e n t 
from th e  b u ffer th rough  a d e co d e r w hich  c a u s e s  th e  ty p e w rite r  to  p rin t 
a s e le c te d  c h a ra c te r  o r to  perform  a d e s ig n a te d  fu n c tio n .
If an  i l le g a l  code  (u n l is te d )  is  t ra n s m itte d , th e  F lex o w rite r han g s up 
w ith  a red  in d ic a to r  lig h t ( la b e le d  ' E ' )  tu rned  o n . O p era tio n  is  resu m ed  
by m oving th e  O n-L ine  sw itch  to  'O ff ' p o s itio n  and  re tu rn in g  i t  to  




The In d ic a to r re g is te r  is  a s p e c ia l  1 6 -b it re g is te r  w hich  is  u se d  to  
reco rd  an  in te rn a l co n d itio n  and  to  p rov ide  a m eans of e x te rn a l co n tro l 
o v er an  o p e ra tin g  p rogram . Each b it may be s e t  e ith e r  m anually  or by th e  
o p e ra tin g  p rogram . To e ac h  b it o f th e  In d ic a to r r e g is te r ,  th e re  co rre sp o n d s  
a th re e -p o s i t io n  b it sw itch  and  a ' s e t '  b u tto n . A d e sc r ip tio n  of e ac h  is  
g iv en  b e lo w .
1. The b it sw itch  h as  p o s it io n s  " 0 " ,  'o b e y ', and "1":
L abel P o s itio n
"0" up
II 2 1 down
O bey ' c e n te r
D esc rip tio n
Locks th e  b it  in  a "0" s ta t e .
Locks th e  b it in  a "1" s ta t e .
E n ab les th e  b it to  be s e t  by 
th e  o p e ra tin g  p rogram .
2 . "S et"  b u tto n . This bu tto n  s e ts  th e  v a lu e  of the  in d iv id u a l b it  to  "1" 
p rov ided  th e  co rre sp o n d in g  sw itch  is  in  th e  'O b ey ' p o s i t io n .
W hen th e  sw itch  is  m oved from e ith e r  ex trem e p o s itio n  to  th e  c e n te r  
p o s itio n  and  th e  s e t  b u tton  is  not d e p re s s e d ,  th e  v a lu e  of th e  b it is  u n ­
c h a n g e d . W hen th e  sw itch  is  m oved from e ith e r  ex trem e p o s itio n  to  the  
c e n te r  p o s itio n  and  th e  s e t  b u tto n  is  d e p re s s e d ,  th e  v a lu e  of th e  b it is  
s e t  to  "1 " .
Bits 14 and  15 of th e  In d ic a to r r e g is te r  may se rv e  a s  in d ic a to rs  of im ­
p roper d e c is io n  and  overflow  re s p e c t iv e ly .  Each of th e  a rith m e tic  in s tru c ­
tio n s  d e sc r ib e d  in  C h ap te r 3* s e t  one  of th e  b its  14 or 15 to  a "1" or a 
"0" dep en d in g  on w h e th er th e  a s s o c ia te d  co n d itio n  d o es  or d o es  not 
o c c u r . This s e t t in g ,  h o w ev er, is  e f fe c tiv e  o n ly  if th e  co rre sp o n d in g  b it
* See p a g es  3 -1 4  th rough  3-19
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sw itch  is  c e n te r  p o s it io n e d . W henever a p a r tic u la r  b it is  lo ck ed  in to  "0" 
o r "1" s t a t e ,  an  a ttem p t by th e  com puter to  s e t  th e  b it is  b lo ck ed  by the  
co rre sp o n d in g  b it sw itch , and  th e  b it v a lu e  rem ains u n ch an g ed .
INSTRUCTIONS*
All o f th e  In d ic a to r  ( I )  R eg is te r in s tru c tio n s  req u ire  th e  v a lu e  of b equal 
to  s e v e n , and  0 n ^  15.
SBZ- 15 2 Set Bit Zero b = 7
C o n d itio n a lly  s e ts  th e  n th  b it of th e  I re g is te r  to  a " 0 " .  If th e  
n th  b it sw itch  is  c e n te r  p o s it io n e d , the  d e s ig n a te d  b it  is  s e t  to a 
" 0 " .  If th e  n th  b it sw itch  is  no t c e n te r  p o s it io n e d , th e  d e s ig n a te d  
b it is  u n ch an g ed .
SBN- 15 3 Set Bit N on-Z ero b = 7
C o n d itio n a lly  s e ts  th e  n th  b it of th e  I r e g is te r  to  a "1 " .  If th e  
nth  b it sw itch  is  c e n te r  p o s it io n e d , th e  d e s ig n a te d  b it is  s e t  to  a 
" 1 " .  If th e  n th  b it sw itch  is  no t c e n te r  p o s it io n e d , th e  d e s ig n a te d  
b it is  u n ch an g ed .
TBZ- 15 4 T es t Bit for Zero b = 7
If th e  n th  b it of th e  re g is te r  is  a " 0 " ,  th e  n ex t program  word is  
sk ip p e d , and seq u en c in g  c o n tin u e s . If th e  n th  b it is  nl " ,  th e  
n ex t in s tru c tio n  is  ta k e n .
TBN- 15 5 T es t Bit fo r N on-Z ero b = 7
If th e  nth  b it of th e  I r e g is te r  is  a " 1 " ,  th e  n ex t program  word is  
sk ip p e d , and  seq u en c in g  c o n tin u e s . If th e  n th  b it is  " 0 " ,  th e  
n ex t in s tru c tio n  is  ta k e n .
* See n o te s  1) th rough  4 ), page  3 -4 2 .
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SSZ- 15 6 Skip o r Set Zero b = 7
If th e  n th  b it of th e  I r e g is te r  is  a "0" , th e  n ex t program  word is
sh ip p e d , and  seq u e n c in g  c o n tin u e s . If th e  n th  b it i s  a " 1 " ,  the  
d e s ig n a te d  b it is  c o n d itio n a lly  s e t  to  a "0" a s  for th e  SBZ in s tru c ­
tion , and  th e  n ex t in s tru c tio n  is  ta k e n .
SSN- 15 7 Skip o r Set N on-Z ero  b = 7
If th e  n th  b it of th e  I r e g is te r  is  a "1" , th e  n ex t program  word is
sk ip p e d , and  seq u en c in g  c o n tin u e s . If th e  n th b it  is  a " 0 " ,  th e  
d e s ig n a te d  b it  i s  c o n d itio n a lly  s e t  to  a "1" a s  for th e  SBN in s tru c ­
tio n , and  th e  n ex t in s tru c tio n  is  ta k e n .
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APPENDIX TO CHAPTER 2
ORDER CYCLE
The o rd er c y c le  c o n s t i tu te s  th e  s e t  of g e n e ra l p ro ced u res  c a rrie d  ou t by 
CONTROL for th e  ex ec u tio n  o f e ac h  in s tru c tio n  in  th e  p rogram . The 
c y c le  c o n s is ts  of th ree  p h a se s :
1) FETCH: th e  program  word to  be d eco d ed  is  e n te red  in to  re g is te r  O R l .
2) DECODE: th e  v a l id i ty ,  le n g th , and  fu n c tio n  of th e  in s tru c tio n  is
d e te rm in ed . For 2 -w ord  in s tru c t io n s ,  th e  seco n d  program  
word of th e  in s tru c tio n  is  e n te red  in to  r e g is te r  Y.
3) EXECUTE: the  o p e ra tio n  s p e c if ie d  by th e  in s tru c tio n  is  c a rrie d  o u t.
N ote th e  fo llow ing  d e fin itio n s :
1 . A le f t  ( r ig h t ) program  word is  a program  word lo c a tio n  in  th e  le f t  ( r ig h t)  
h a lf  of th e  m em ory.
2 , The o rd er word re fe rs  to  th e  program  word co n ta in in g  th e  en co d ed  
in s tru c tio n  ( i . e . ,  th e  f ,  v ,  b ,  and  n te rm s) to  CONTROL. N ote th a t 
for tw o -w o rd  in s tru c t io n s ,  ( th o s e  w hich  o ccu p y  two c o n se c u tiv e  
memory lo c a t io n s )  th e  o rd er word is  th e  f i r s t  of the  tw o w o rd s .
F igure  1 i l lu s t r a te s  th e  p o s s ib le  ro u te s  for le f t  and rig h t program  w ords
during  memory a c c e s s .
A2-1




At th e  o u ts e t  of th e  o rd e r c y c le ,  th e  memory a d d re s s  of th e  o rd er word is  . • 
h e ld  in  th e  Program C o u n te r . The fe tc h  p h a se  b eg in s  w ith  th e  tra n s m is s io n  
of th is  a d d re s s  to  th e  L oca tion  r e g is te r .  The a d d re s s  in  PC is  th en  
in c rem en ted  v ia  th e  a d d e r and  re tu rn ed  to  PC . N ote th a t  PC now h o ld s  th e  
a d d re s s  of th e  n ex t program  word in  th e  m em ory.
O ne of th e  fo llow ing  tw o o p e ra tio n  m odes is  th e n  s e le c te d :
1 . If th e  o rd er word is  a le f t  program  w ord , a memory a c c e s s  is  a lw ay s  
req u ired :
G a te s  2 , 3 ,  and  5 a re  a c tiv a te d : th e  le f t  program  word is  tra n sm itte d  
to  ORl fo r d eco d in g ; th e  r ig h t program  word is  tra n sm itte d  to  bo th  OR2 
and  Y.
N ote th e  fo llow ing  tw o p o s s ib i l i t ie s :  If a 1 -w ord  in s tru c tio n  is  in ­
d ic a te d ,  r e g is te r  OR2 norm ally  h o ld s  th e  n e x t o rd er word to  be o b e y e d .
If a 2 -w ord  in s tru c tio n  is  in d ic a te d ,  r e g is te r  Y h o ld s  th e  sec o n d  program  
word of th e  in s tru c tio n  ( a s  is  re q u ired  by th e  DECODE p h a s e ) .
A 2 - 2
2.  If th e  o rd er word is  a rig h t program  w ord , th e  c o n ten t of OR2 is  norm ­
a lly  tra n sm itte d  to  ORI (g a te  6 ) .  If , h o w ev er, th e  p rev io u s  in s tru c ­
tio n  w as a t ra n s fe r  co n tro l in s tru c t io n , ( jump or sk ip  v a r ie ty )  th e  
req u ired  o rder word is  u s u a lly  no t in  OR2, and  a memory a c c e s s  for 
th is  word is  th e re fo re  req u ired * :
G ate 4 is  a c t iv a te d  to  tra n sm it th e  rig h t program  word to  ORI for 
deco d in g ; th e  le f t  program  word is  ig n o re d .
BEGIN FETCH
DECODE
* In s tru c tio n s  STA, RAM, and  STA (f  = 8 , 9 , and  10 , r e s p e c tiv e ly )  a re  
tre a te d  a s  tra n s fe r  co n tro l in s tru c tio n s  if th ey  ov erw rite  th e  in s tru c tio n  
word n ex t to  be o b e y ed , ( i . e .  w rite  a t P + 1 (fo r l < J b ^ 6 ) o r P + 2  
(fo r b = 7 )  if th e ir  program  a d d re ss  is  P„ ) As a c o n se q u e n ce  of th i s ,  
c o n s id e r  F igure  1; if a 1-w ord  in s tru c tio n  occupy ing  lo c a tio n  m s to re s  
a t  lo c a tio n  m + 1 , th e  new  in s tru c tio n  word is  n ex t o b e y ed .
A2-3
DECODE
This p h a se  c o n s is ts  e s s e n t ia l ly  of th e  fo llow ing  th re e  o p e ra tio n s , perform ed 
in  th e  o rder g iv en  below,, Each in v o lv e s  d eco d in g  th e  o rder word in  ORl 0
a) The v a lid i ty  of th e  in s tru c tio n  is  determ ined» If th e  o rd er word is  
found to  h ave  one of th e  v a rio u s  in v a lid  s p e c if ic a t io n s  ( a s  l i s te d  in 
A ppendix I I I ) ,  th e  o rd er c y c le  is  te rm in a ted  a t  th is  p o in t, and  th e  m ach ine  
s to p s  w ith  a fa u lt  in d ic a to r  s e t .
In s tru c tio n  "STOP" (f  = 0 , v  = 0 ) a ls o  s to p s  th e  m ach ine  a t th is  p o in t but 
d o es  no t s e t  th e  fa u lt  in d ic a to r .
b) The len g th  ( 1 or 2 program  w o rd s) of th e  in s tru c tio n  is  d e te rm in e d . If
a 1-w ord  in s tru c tio n  is  in d ic a te d , no a c tio n  is  ta k e n . If a 2 -w ord  in s tru c ­
tio n  is  in d ic a te d , th e  sec o n d  program  word of in s tru c tio n  is  e n te red  in to  
th e  Y re g is te r  ( i f  no t th e re  a lr e a d y ) .
Again th e re  a re  two o p e ra tio n  m odes:
1. If th e  seco n d  word of th e  in s tru c tio n  is  a r ig h t program  w ord , i t  
a lre a d y  o c c u p ie s  re g is te r  Y (a s  i t  w as e x tra c te d  from th e  memory a long  
w ith  th e  o rder word during  the  fe tc h  p h a s e ) .  The on ly  o p e ra tio n  req u ired  
in  th is  c a s e  in v o lv e s  in c rem en tin g  th e  Program C o u n te r.
2 . If th e  seco n d  word of th e  in s tru c tio n  is  a le f t  program  word; memory 
a c c e s s  o c cu rs :
The a d d re s s  in  PC is  tra n sm itte d  to  th e  L r e g is te r ,  th e  c o n ten t of 
PC th en  a d v an c e d  by o n e . G a te s  1 and  5 a re  a c tiv a te d : th e  le f t  
program  word is  tra n sm itte d  to  th e  Y re g is te r ;  th e  r ig h t program  
word is  tra n sm itte d  to  tem porary  s to ra g e  in  r e g is te r  OR2 for th e  
n ex t o rd er c y c le .
A 2-4
c) The ap p ro p ria te  co n tro l s eq u e n c e  for th e  EXECUTE p h a se  is  d e te rm in ed . 
N orm ally  th is  co n tro l seq u e n c e  is  u n iq u e ly  d e fin ed  by th e  fu n c tio n  te rm , 
f ,  of th e  o rd er w ord . For c e r ta in  v a lu e s  of f , h o w ev er, te rm s f and  v 




This p h a se  c o n s is ts  of ex ec u tin g  a un ique  co n tro l se q u e n c e  id e n tif ie d  by 
th e  o rd er w ord , s e le c te d  during  th e  DECODE p h a s e .  In c h a p te r  3 , sch e m ­
a t ic  d iag ram s of th e  v a rio u s  co n tro l s e q u e n c e s  a re  g iv en  a lo n g  w ith  th e  
d e sc r ip tio n  of th e  co rre sp o n d in g  in s tru c t io n s .  Four d e ta i le d  ex am p les  
fo llo w .
EXAMPLE 1: if (R ) = Y : N ext program  wordv o
f = 30 C om pare (R ) w ith  Y : if  (R ) <  Y : Skip 1 program  wordv o v o
if (R^) >  Y^: Skip 2 program  w ords
STEP C O M M A N D C O N D IT IO N
ADDER SETTINGS
REMARKS
F n c t . A B C
1 (R, ) +  n Y
b
l ^ b $ 6 +
Rb
N Y
Form o p e r a n d  Y
( R J  + (Y )  — Y
b
1 ^  6 ,  
b = 7
o
a n d  t r a n s m i t  t o  Y
2 0 —  R
c C l e a r  r e l a t i v i z e r
3 (R  ) +  E(Y) + 2 " 1 5 ]V 0 ^  6 + RV Y n u l l Form (R  ) -  (Y )V
4 1 —*■ R
c
( Z )  <  0
A d j u s t  r e l a t i v i z e r
2 — - R
c
( Z )  >  0




PC Add 0 ,  1 ,  o r  2 to  
Program  C o u n t e r
6 E x i t  t o  FETCH
A 2 - 6
EXAMPLE 2:
f = 15 , v  *  3 Set Bit to  One: " 1 " Ru ) ( 1 <  b <  6 )b n  ^
( R ? =  I )
STEP COMMAND CONDITION ADDER SETTINGS REMARKSFnct. A B C
1 (R ) v  D —» R
b b
l ^ b $ 6 ;
0 <  n <  15 \  \
OR Rb D Rb R eplace  (R, ) by lo g ic a l  b
OR b etw een  (R, ) and D 
b
(D  has  "1" in the nth bit  
p o s i t io n ,  "0" o th erw ise  ) .
( I ) v D ^ I b = 7
0 ^  n ^  15
OR I D I Same, e x c e p t  reg is ter  I 
i s  involved;  th is  instruction  
has no e f fe c t  if  nth bit  
sw itc h  i s  lo ck ed  into e ither  
s t a t e ,  "0" or "1" .
2 Exit to FETCH
EXAMPLE 3:
f = 16 Load A ccum ulator: (Y )-»*Rm v
STEP C O M M A N D C O ND ITIO N ADDER SETTINGS REMARKS
F n c t . A B C
1 ( R ) +  n —► L
b
0 ^  6 + Rb N L Form a d d r e s s  Ym
(R ) + Y —  L 
n
b = 7;
0 ^  n ^  6
+ R
n
Y L a n d  tr a n sm it  to  
r e g i s t e r  L
2 m( L )  — Y R ead a d d r e s s  
in  ra n g e
R ead m em ory  l o c a t i o n  
( L) to  r e g i s t e r  Y
F a u l t  s to p R ead a d d r e s s  
o u t  o f  r a n g e
3 (Y )  —*-RV l < C v < C 6 + n u l l Y Rv T ra nsm it  (Y ) to  
a c c u m u la t o r  RV
4 Exit  t o  FETCH
A2-7
EXAMPLE 4 
f = 9 R ep lace  Add M emory: (Y ) + (R ) —*-Ym v m
STEP CO M M AN D CO ND ITIO N
ADDER SETTINGS
REMARKSF n c t . A B C
1 ( R ) + n —1-  L
b 0 ^  b ^  6
+
Rb
N L Form a d d r e s s  Y and  
m
tr a n sm it  to  r e g i s t e r  L(R ) + (Y ) L 
n b = 7;




2 m( L) —— Y R ead a d d r e s s  
in  ra n g e
R ead m em ory  l o c a t i o n  
( L) to  r e g i s t e r  Y
F a u lt  s to p R ead a d d r e s s  
o u t  o f  ra n g e
3 (R ) + (Y )  — YV 1 ^  v  ^  6 + RV Y Y Add to  (Y ) th e  c o n t e n t s  
o f  s e l e c t e d  RV
4 Y —*-m( L) W rite  a d d r e s s  
in  ra n g e
W rite  (Y )  a t  m em ory  
l o c a t i o n  (L )
F a u lt  s to p W rite  a d d r e s s  
o u t  o f  range
5 Set  T ransfer  C on tro l  
in d ic a t o r
(L )  = ( P C ) S e e  F o o tn o te  p a g e  A 2 -2
6 E xit  to  FETCH
A2-8
APPENDIX SECTION
A P P E N D I X  I
INSTRUCTIONS: SPECIAL CASES 
1. LOGICAL INSTRUCTIONS
In s tru c tio n s  a re  re p re se n te d  by th e ir  m nem onic co d es  fo llow ed  by th e  
co rre sp o n d in g  v a lu e  of f ,  e . g .  AYA ( 2 4 ) .
1) SELECTIVELY CLEAR MEMORY. In s tru c tio n  MST ( 10 ) ,  v  = 0 ,
s e le c t iv e ly  c le a rs  b it p o s itio n s  of th e  o p eran d  a t  lo c a tio n  Y^ to
" 0 " .  W herever a b it of ( R ^  = " 1 " ,  th e  co rre sp o n d in g  b it of (Y ^)
is  s e t  to  " 0 " .  W herever a b it of (R ) = " 0 " ,  th e  co rre sp o n d in g
b it of (Y ) rem ains u n c h an g e d .m ~
2) REPLACE OR. MEMORY. In s tru c tio n  MST ( 10 ) ,  v  = 1, re p la c e s
•* • \  '' '.V  f »
(Y ) w ith  th e  lo g ic a l OR of (Y ) and  (R, ) .  m m l
3) EXTRACT LOWER R . In s tru c tio n  AYA ( 24 ) ,  b = 0 , n = 31, re p la c e s
b its  11-15  of a ccu m u la to r R ( 1 <  v <  6 ) by th e  co rre sp o n d in g
v ^  ^
b its  of a ccu m u la to r R . The rem ain ing  b it p o s itio n s  of (R ) a re
1 ^  »
f i l le d  w ith  " 0 " s .
4) COMPLEMENT LOWER R . In s tru c tio n  XYA ( 2 6 ) ,  v  = 1, b *= 0,
n = 31 , com plem ents ( b i t - b y - b i t )  th e  low er 5 b its  of a ccu m u la to r 
R^ leav in g  th e  rem ain ing  b its  u n ch an g ed .
5) SELECTIVE SET (R^ ) BY MEMORY. In s tru c tio n s  OMA ( 2 8 ) ,  v = 1, 
and  MLD ( 11 ) ,  v  = 1,  s e le c t iv e ly  s e t  th e  in d iv id u a l b its  of accu m u ­
la to r  Rj^  to  "1" acco rd in g  to  th e  c o n te n ts  of memory lo c a tio n  Y ^ . W her
ev e r (Y ) h a s  " 1 " ,  th e  co rre sp o n d in g  b it of (R ) is  s e t  to  " 1" .  W her 
m i
ev er (Y ) h a s  " 0 " ,  th e  co rresp o n d in g  b it of (R. ) is  u n c h an g e d , 
m i
1
6) SELECTIVE COMPLEMENT (R ) BY MEMORY. In s tru c tio n  XMA ( 2 7 ) ,
v = 1,  s e le c t iv e ly  com plem ents ( b i t - b y - b i t )  th e  in d iv id u a l b its
of accu m u la to r R^ a cco rd in g  to  th e  c o n te n ts  of memory lo c a tio n  Y ^ .
W henever (Y ) h a s  " 1 " ,  th e  co rre sp o n d in g  b it of (R n ) is  co m p le - 
m 1 v
m en ted . W h erev er (Y ) h a s  " 0 " ,  th e  co rre sp o n d in g  b it of (R n )m - ' 1
is  u n c h an g e d . '
7) PROGRAMMING TRICK: E ffect of ch an g in g  th e  c o n ten t of accu m u ­
la to r  R from a l l  " l ' s "  to a l l  " 0 V .
If ev e ry  b it p o s itio n  
of ( R ^  = "1"
If ev ery  b it p o s itio n  
o f (R ) = " 0 ”
AYA (24 ) Y —>  Ro V C le a r  (R ) to  zeroV
AMA (25) (Y ) —>  Rm v
C le a r  (R ) to  zeroV
XYA (26) Y —>  R *o V Y —>  Ro V
XMA (27) (Y ) —>  R *m v (Y ) —>  Rm v
OYA ( 28 ) -1  ( in te g e r )  —>  RV Y —>  Ro V
OMA (28) -1  ( in te g e r )  —>  RV (Y ) - >  Rm v
MST ( 10) (R ) - >  Yv m
no o p e ra tio n
MLD (11 ) no o p e ra tio n (Y ) —> R  m v
* o v e rlin e  in d ic a te s  o n e s-co m p le m e n t
2
2 , DIVISION: SPECIAL CASES
All q u a n ti t ie s  in  th is  d is c u s s io n  a re  tre a te d  a s  fra c tio n s  (b in a ry  po in t 
im m ed ia te ly  to  the  r ig h t of th e  s ig n  b i t ) .  An im proper d iv is io n  o ccu rs
O "i /  ■, . . i. ' )«•.. ' i : f  U
w hen ev er th e  fo llow ing  re la tio n sh ip  d oes no t hold:
q x  (d iv iso r )  + 2 ^ r  = (d iv id en d )
w here q and  r a re  re s p e c tiv e ly  th e  q u o tie n t and tru e  rem ainder 
g e n e ra te d  in  th e  d iv is io n  p ro c e s s .
G en era l ru le s  for d iv is io n  are :
, a c o rrec t q u o tie n t is  g en e ra ted ;1. If d iv id en d < d iv iso r
th e  rem ainder o b ta in e d  i
2 . If d iv id en d
l >
d iv is o r |
v a lu e  c o n s ti tu tin g  an  im proper d iv is io n e  
The re s u lt  of s p e c ia l  s i tu a tio n s  are  l is te d  b e lo w .
d iv iso r d iv id en d
g e n e ra te d
q u o tie n t
g e n e ra te d
rem ainder
p ro p e r /
im proper
- l < y <  1 y - 1 0 im proper
( y  /  0 ) - y - 1 0 proper
1 - 2 - 15 1 -  2 - 30 - 1  + 2 ~ 15 0 im proper
- 1 - 1  -  2 _ 1 5 - 2 - 15 im proper
oCO1CMI—1 - 1 - 2 - 15 im proper
1 -  2 ~ 15 - 1  + 2 ~ 15 0 im proper
0 0 0 0 proper
- 1 - 1 0 im proper
1—1
 1 to
1 GO o - 1 - 2 - 15 proper
- 1 1 - 2 - 15 - 1  + 2 ~ 15 0 proper
3
3 . MULTIPLICATION
All q u a n ti t ie s  a re  tre a te d  a s  fra c tio n s  (b in a ry  p o in t a ssu m e d  to  be 
im m ed ia te ly  to  rig h t of s ig n - b i t ) .
1 . O nly one s p e c ia l  s itu a tio n  g iv e s  an  in c o rre c t p roduct:
-1  x  -1  = -1
2 . Rounded m u ltip lic a tio n  is  o b ta in e d  by e n te r in g  in to  
accu m u la to r R^ p rio r to  th e  m u ltip ly  in s tru c t io n .
4
A P P E N D I X  I I
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16 *4 O.062 5
32 5 O.03I 25
6k 6 0.015 625
128 7 0.007 812
256 8 0.003 906
502 9 0.001 953
1 02*4 10 0.000 976
2 0*4-8 11 0.000 *488
k 096 12 0.000 2*4*4
8 192 13 0.000 122
16 38*4 1*4 0.000 061
32 768 15 0.000 030
65 536 l6 0.000 015
131 072 17 0.000 007
262 1*4*4 18 0.000 003
52*4 288 19 0.000 001
1 0*48 576 20 0.000 000
2 097 152 21 0.000 000
*4 ! 9f  30ir 22 0.000 000
8 388 608 23 0.000 000
16 777 216 2*4 0.000 000
33 55*4- *432 25 0.000 000
67 108 86I4 26 0.000 000
13*4 217 728 27 0.000 000
268 *435 *4-56 28 0.000 000
536 870 912 29 0.000 000
1 073 7*4-1 82*4 30 0.000 000







070 312 5 
035 156 25 
517 578 125 ; . ,
258 789 062 3
629 394 531 25 f
81*4 697 265 625
907 3*48 632 812 5
953 67*4 316 *406 25
Ií-76 837 158 203 125
238 kid 579 101 562 5 :
119 209 289 550 781 25
059 60*4 6*4*4 775 390 625
029 802 322 387 695 312 5
01*4 901 161 193 8*47 656 25
007 450 580 598 923 828 125
003 725 290 298 k6i 91k 062 5
001 862 6*45 1*4-9 230 957 031 25
000 931 322 57*4- 615 *4-78 515 625
000 *465 661 287 307 739 257 812 5
5
A P P E N D I X  I I I  
INVALID INSTRUCTIONS
f_ OP Name
00 * STP Stop ( v=0 ) none
RSS Right Sign Shift v  = 7; b — 7 and  n >  6
01 * NOR N orm alize  ( v : = 0) b = 7
LSS Left Sign Shift v — 7; b — 7 and n >  6
02 RCS Right C irc u la r  S hift v  = 7; b = 7 and  n >  6
03 LOS Left C irc u la r  Shift v = 7; b = 7 and n >  6
04 MUL M u ltip ly v = 0 , 1, o r 7 ;
05 DIV D ivide b = 7 and  n >  6
06 , 07 — U nused ( f  = 6 , 7 )
08 STA Store A ccum ulator v = 7; b = 7 and  n >  6
09 RAM R ep lace  Add M emory v = 0 , 7; b = 7 and  n >
10 MST MERGE and  Store v = 7; b = 7 and n >  6
1 1 MLD MERGE and  Load v = 0 , 7 ; b = 7 and  n >
12 JPD Jump D ire c t (v  = 0 )
JPI Jump In d ire c t (v  = l )
JRF Jump R ela tiv e  Forw ard (v  = 2)
> b = 7 and  n >  6
JRB Jump R ela tiv e  Back (v  = 3)
JLD Jump Link D irec t (v  = 4)
JLI Jump Link In d ire c t (v  = 5)
U nused  ( v = 6 /7  ) v  = 6 /7
13 MEX M odify and  E xecu te < II o "J tr ii o
b = 7 and  n = 0;





















*INP Input ( v = 0 )
*OUT O utput (v  = 1)
*SBZ Set Bit Zero (v  = 2)
*SBN Set Bit Non Zero (v  = 3) 
*TBZ T est Bit Zero (v  = 4)
*TBN T est Bit Non Zero (v  = 5) 
*SSZ Skip o r Set Zero (v  = 6) 
*SSN Skip or Set Non Zero (v  = 7 ) 
ENA Enter A ccum ulator 
LDA Load A ccum ulator 
INA In c re a se  A ccum ulator 
ADD Add A ccum ulator 
EÄN E nter A ccu m u la to r-N eg a tiv e  
LAN Load A ccu m u la to r-N eg a tiv e  
DEA D e c re a se  A ccum ulator 
SUB , S u b trac t A ccum ulator 
AYA
AMA AND M emory to  A ccum ulator 
XYA
(f  = 14) 
b = 0 , 7;
n s p e c if ie s  u n u sed  ch an n e l 
b = 0;
n s p e c if ie s  u n u sed  ch an n e l
b = 0;
16 <  n ^  31
AND Y to A ccum ulator 
o
EXCLUSIVE-OR Y to  A ccum ulator 
o
XMA EXCLUSIVE-OR Y to  A ccum ulatoro
OYA OR Y to  A ccum ulator o
OMA OR M emory to  A ccum ulator
CAY Com pare A ccum ulator to  Y
CAM Com pare A ccum ulator to  
M emory
v = 0 , 7; 
b = 7 and  n >  6
Norm al and  ex ten d ed  a d d re s s in g  m odes do no t ap p ly  to  th e s e  in s tru c t io n s .
7
A P P E N D I X  IV 
FLEXOWRITER CODES
u c LC CODE UC LC CODE
A a 30 Y 1 y 25
B b 23 Z z 21
C c 16 0 0 56
D d 22 i 1 7 4
E e 20 2 2 70
F f 26 â 3 6 4
G g 13 V 4 62
H h 05 9 5 66
I i 14 <# 6 72
J j 32 7 7 60
K k 36 & 8 33
L 1 11 9 9 37
M m 07 - - 52
N n 06 i / 4 4
O 0 03 ( ) 54
P P 15 + / 46
Q q 35 = • 42
R r 12 • / 50
S s 24 CR 45
U pper C a s e  ( UC) 47
T t 01 Lower C a se  (LC) 57
Bäck Space (BS) 61
U u 34 C olor Shift (CS) 02
'■ T ab u la te  (TAB) 51
V V 17 Stop 43
S pace 0 4
W w 31 Tape F eed 00
D e le te 77
X X 27
N o tes: 1. L eader -  Blank T a p e , D e le te  -  D e le te d  C h a rac te r
Stop -  Stop F lex o w rite r re a d e r ,
2 .  1 0 ,  40 , 41 , 53 , 55  , 63 , 6 5 ,  6 7 ,  7 1 ,  7 3 ,  7 5 , and  7 6  - i l le g a l
